1. CERN - Jérôme Masson – 21/03 March 21, 20131SRAM Design for VFAT3/GdSP - CERN

2. Outline Objectives Pointers of the issue Strategy March 21, 20132/9SRAM Design for VFAT3/GdSP - CERN

3. Objectives Perform a new implementation of memory modules for VFAT3/GdSP development Why? IBM CMOS 130 nm Dual Port Bypass the issue March 21, 20133/9SRAM Design for VFAT3/GdSP - CERN

4. Pointers of the issue VFAT2 had 2 memory modules SRAM1 SRAM2 Radiation environment Hamming encoding March 21, 20134/9SRAM Design for VFAT3/GdSP - CERN

5. SRAM (1/3) Divide SRAM1 … in several little modules Idea : Available memory generator for modules March 21, 20135/9SRAM Design for VFAT3/GdSP - CERN ………M_1M_n SRAM1128 800latency read ptrwrite ptr

6. SRAM (2/3) Memory implementation and control March 21, 2013SRAM Design for VFAT3/GdSP - CERN6/9 clk read_en write_en address data_in data_out M_1 M_1bis 64 128 decoder clk LV1A write_en read_enaddress

7. SRAM (3/3) RECAP, first sizing Use of the memory generator Size of a memory module : 128 x 64 W = 156 µm ; L = 428 µm Total area for SRAM1 (#20 modules) Area # 1.3 mm² March 21, 20137/9SRAM Design for VFAT3/GdSP - CERN

8. FIFO and Hamming Encoding FIFO Hamming Encoding extra bits so extra size… March 21, 20138/9SRAM Design for VFAT3/GdSP - CERN

9. Thank you for paying attention March 21, 2013SRAM Design for VFAT3/GdSP - CERN9/9