Download presentation
Presentation is loading. Please wait.
Published byScarlett Sullivan Modified over 9 years ago
1
June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann
2
June 3, 2005H Themann SUSB Physics & Astronomy 2 Main Tasks USB - PC Test Interface Na60 Pilot Board Tests Prototype FEM (1.6Gbits/s fast ethernet) FEM –(3-4 channel VME version) –(Production version)
3
June 3, 2005H Themann SUSB Physics & Astronomy 3 Current Status: Prototype USB interface built and tested Basic FPGA communication code complete Clock and Serial Commands tested with Na60 Pilot Visual Basic code ongoing development USB PC Test Interface: º No special hardware required º Visual Basic executable runs on Windows PC º Execute all Digital Pilot commands º Test and configure Pixel Chips via JTAG º Read FEM status registers º Buffered Pixel data and TDO data
4
June 3, 2005H Themann SUSB Physics & Astronomy 4 Visual Basic Control Panel
5
June 3, 2005H Themann SUSB Physics & Astronomy 5 Na60 Pilot Board Tests: º Use Pilot/Pixel test board for FEM development º Develop FPGA Code º Integrate USB test port Current Status: Basic FPGA communication code complete Clock and Serial Commands tested with Na60 Pilot Create JTAG configuration strings Readout Pixel data with Phenix DAQ (GTM, DCM)
6
June 3, 2005H Themann SUSB Physics & Astronomy 6 Prototype FEM (1.6Gbits/s fast ethernet): º Develop FPGA code for 1.6Gbits/s fast ethernet º “Fast Or” Trigger extraction º Interface with RIKEN Pilot data format º Interface with SPIRO Schedule: Design / LayoutStartJun.22,2005 FabricationSep.12,2005 Test / DebugOct.5, 2005 Interface with SPIROOct.17,2005
7
June 3, 2005H Themann SUSB Physics & Astronomy 7 FEM (3-4 channel VME version): º Interface to “new” Phenix DAQ ! º Interface to “new” Phenix slow control ! º Develop “Fast Or” trigger module Schedule: Design / Layout StartAug.1 st, 2005 FabricationFeb.2006 Test / DebugMarch2006
8
June 3, 2005H Themann SUSB Physics & Astronomy 8 FEM (Production version): º FEM º VME trigger module Schedule: Design / LayoutStart Mar. 1 st,2006 FabricationAug.2006 Test / DebugSept.2006
9
June 3, 2005H Themann SUSB Physics & Astronomy 9 Data Generator - FEM Interface Board
10
June 3, 2005H Themann SUSB Physics & Astronomy 10 USB Interface Na60 Pilot Board Interface FEM Test Interface Board
11
June 3, 2005H Themann SUSB Physics & Astronomy 11 Schedule 2005 M J J A S O N D USB Test Interface Design FPGA code VB interface Na60 Pilot Board tests Board arrives at SB Interface to Pilot Readout via Phenix DAQ Prototype FEM (1.6Gbits/s) Design / Layout Fabrication Test / Debug Interface with SPIRO FEM (3-4 channel VME) Design / Layout
12
June 3, 2005H Themann SUSB Physics & Astronomy 12 Schedule 2006 J F M A M J J A S O FEM (3-4 channel VME) Design / Layout Fabrication Test / Debug VTM (VME Trigger Module) Design / Layout Fabrication Test / Debug FEM (VME Production Ver.) Design / Layout Fabrication Test / Debug
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.