Presentation is loading. Please wait.

Presentation is loading. Please wait.

24.9.2002 The PITZ Timing System Frank Tonisch DESY - Zeuthen.

Published byEmerald Lewis Modified over 9 years ago

Similar presentations

Presentation on theme: "24.9.2002 The PITZ Timing System Frank Tonisch DESY - Zeuthen."— Presentation transcript:

1 24.9.2002 The PITZ Timing System Frank Tonisch DESY - Zeuthen

2 24.9.2002The PITZ Timing System, F.Tonisch2 RF-Gun as an Electron Source Laser hits a cathode producing photo electrons Electrons are accelerated by a pulsed RF field in the gun cavity Laser and RF Source must be synchronized very precisely Required Phase Stability <1ps rms Ref: I.Bohnet, Technical Seminar held on 20.Feb.2001, Zeuthen

3 24.9.2002The PITZ Timing System, F.Tonisch3 PITZ Timing Burst structure –Number of pulse up to 800 –Pulse distance from 110ns (with a future Laser) to 1  s (act. at PITZ) –Repetition rate from 1Hz to 10Hz Ref.: I.Will, MBI

4 24.9.2002The PITZ Timing System, F.Tonisch4 Timing for Low Level RF DAC ADC DSP System I/Q Modulator Amp Clystron 1.3GHz-250kHz From Timing Unit 1MHz Gun LP 1.3GHz

5 24.9.2002The PITZ Timing System, F.Tonisch5 Timing for Laser Operation 54MHz Pulse Train 1.3GHz (EOM) 27MHz (AOM) Ref.: I.Will, MBI Start & Stop from Timer 27MHz/27 for Pulse Gating

6 24.9.2002The PITZ Timing System, F.Tonisch6 Basic components of the Timing System RF Masteroscillator Repetition Rate Generator Clock Generator(IP-Module) Timing Unit (IP-Module) Clock Generator and Timing Unit originally where developed at Fermi Lab for the Linac control Some modifications for the use at TTF have been done

7 24.9.2002The PITZ Timing System, F.Tonisch7 To Laser, LLRF } To Laser 1300MHz 108MHz 54MHz 27MHz 9MHz RF-Master Oscillator Timing System (Overview) 50Hz RepRateGen Var M Var N 10Hz 0.1Hz 9MHz ~ ClockGen Clock In Out A7 A6 A5 A4 A3 A2 A1 A0 To Diagnostics Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz VME

8 24.9.2002The PITZ Timing System, F.Tonisch8 To Laser, LLRF } To Laser ClockGen 1300MHz 108MHz 54MHz 27MHz 9MHz RF-Master Oscillator Timing System (Overview) To Diagnostics 50Hz RepRateGen Var M Var N 10Hz 0.1Hz 9MHz ~ Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out A7 A6 A5 A4 A3 A2 A1 A0 Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz VME

9 24.9.2002The PITZ Timing System, F.Tonisch9 RF Masteroscillator Masteroscillator:fMfM 9.027775MHzTiming 144*f M 1299.999600MHzRF, Laser 12*f M 108.333300MHzStreak Camera 6*f M 54.166650MHzLaser 3*f M 27.083325MHzLaser x 3 x 2 XPCRO (x 144) 4-Way Splitter Amplifier 108MHz 54MHz 9MHz 1300MHz 27MHz Double Loop PLL Direct Multplier OCXO 9MHz

10 24.9.2002The PITZ Timing System, F.Tonisch10 OCXO Oven Controlled Crystal Oscillator Frequency Stability: –Aging Rate/Day: 5*10 -11 –Aging Rate/Year: 3*10 -8 –Thermal Stability: 2*10 -10 –Short Term Stability: 2*10 -12 Phase Noise (from Specification): – 1Hz -90dBc – 10Hz-120dBc – 100Hz-140dBc – 1kHz-155dBc – 10kHz-155dBc –100kHz-155dBc Frequency Power fcfc

11 24.9.2002The PITZ Timing System, F.Tonisch11 Frequency Multiplier Direct Frequency Multiplaction on non-linear devices –Phase Noise Deviation: +20*log(N)+3dB or with PLL-Devices (Phase Locked Loop) –Phase Noise (from Specification): <100Hz+20*log(144)+3dB 100Hz -72dBc 1kHz-102dBc 10kHz-112dBc 100kHz-140dBc

12 24.9.2002The PITZ Timing System, F.Tonisch12 Integrated Phase Jitter Can be calculated from Phase Noise: Ref.: W.P.Robins, Phase noise in signal sources, Peter Peregrinus Ltd, London, UK, 1084

13 24.9.2002The PITZ Timing System, F.Tonisch13 To Laser, LLRF } To Laser ClockGen 1300MHz 108MHz 54MHz 27MHz 9MHz RF-Master Oscillator Timing System (Overview) To Diagnostics 50Hz RepRateGen Var M Var N 10Hz 0.1Hz 9MHz ~ Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out A7 A6 A5 A4 A3 A2 A1 A0 Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz VME

14 24.9.2002The PITZ Timing System, F.Tonisch14 Repetition Rate Generator Operates on 50Hz AC line (zero crossing detector) Division by 5 gives 10Hz Further division

15 24.9.2002The PITZ Timing System, F.Tonisch15 To Laser, LLRF } To Laser 1300MHz 108MHz 54MHz 27MHz 9MHz RF-Master Oscillator Timing System (Overview) To Diagnostics 50Hz RepRateGen Var M Var N 10Hz 0.1Hz 9MHz ~ Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz ClockGen Clock In Out A7 A6 A5 A4 A3 A2 A1 A0 Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz VME

16 24.9.2002The PITZ Timing System, F.Tonisch16 Clock Generator (I) IP-Module Logic (on ACTEL chip) containing: –IP Interface logic –TCLK Decoder (Tevatron style clock) –Serializer & Manchester Encoder –Prioritizer for Decoded Events, Input latches & Computer Events –Computer Event Latch –8 Input Latches Normally one module in the System Ref: from Users Manual

17 24.9.2002The PITZ Timing System, F.Tonisch17 Clock Generator (II) Manchester Code –„0“ no transition in the middle of the bit –„1“ transition in the middle of the bit –allways transitions on bit bounderies allow easily clock recovery

18 24.9.2002The PITZ Timing System, F.Tonisch18 Clock Generator (III) TCLK Events –0xh; 1xh, 2xh from incoming clock Trigger Events –A7h-A0h, generated from inputs IN7-IN0 –B7h-B5h, generated from reference event A6h B7h every 16th A6 with 6  s delay B6h every 32th A6 with 9  s delay B5h every 64th A6 with 12  s delay Computer Events –C0h-CFh, writing to an internal register

19 24.9.2002The PITZ Timing System, F.Tonisch19 To Laser, LLRF } To Laser ClockGen 1300MHz 108MHz 54MHz 27MHz 9MHz RF-Master Oscillator Timing System (Overview) To Diagnostics 50Hz RepRateGen Var M Var N 10Hz 0.1Hz 9MHz ~ Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out A7 A6 A5 A4 A3 A2 A1 A0 Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz Clock In Out N7 N6 N4 N5 N3 N2 N1 N0 Timer Out3 Out2 Out1 Out0 Delay Gate 1MHz 9MHz VME

20 24.9.2002The PITZ Timing System, F.Tonisch20 Timing Unit (I) IP-Module Logic (on ACTEL chip containing: –IP Interface Logic –TCLK Decoder (Tevatron style clock) –Serializer & Manchester Encoder –Prioritizer for Events –4 16-bit Event Registers –6 16-bit Delay counters –8 16-bit Delay Registers & Comparators –4 16-bit Control Registers

21 24.9.2002The PITZ Timing System, F.Tonisch21 Timing Unit (II) one Event & Control Register for 2 Delay Outputs at a time

22 24.9.2002The PITZ Timing System, F.Tonisch22 Timing Unit (III) 8 Delay Outputs Timebase 110ns (Prescale bit =0 ) or 1  s (Prescale bit =1 ) Pulse length control –110ns, 800ns or 8  s Daisy Chain Mode –Channel 2,3 (6,7) started by Channel 0,1 (4,5) resp. allowing for long pulses

23 24.9.2002The PITZ Timing System, F.Tonisch23 Timing Unit (IV) 4 Gate Outputs –Gate 0 started with Out0 & removed with Out2 –Other trigger pairs: Gate 1: 1-3 Gate 2: 4-6 Gate 3: 5-7

24 24.9.2002The PITZ Timing System, F.Tonisch24 Timing Control Comand (timingctr at corvus) Author: B. Petrosyan

Download ppt "24.9.2002 The PITZ Timing System Frank Tonisch DESY - Zeuthen."

Similar presentations

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.

Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
On-Chip Processing for the Wave Union TDC Implemented in FPGA

On-Chip Processing for the Wave Union TDC Implemented in FPGA
XFEL 2004 at SLAC m. ferianis Synchronization and phase monitoring: recent results at ELETTRA Synchronization experiment using light sources currently.

XFEL 2004 at SLAC m. ferianis Synchronization and phase monitoring: recent results at ELETTRA Synchronization experiment using light sources currently.
Areal RF Station A. Vardanyan22.06.2012. RF System The AREAL RF system will consist of 3 RF stations: Each RF station has a 1 klystron, and HV modulator,

Areal RF Station A. Vardanyan RF System The AREAL RF system will consist of 3 RF stations: Each RF station has a 1 klystron, and HV modulator,
Particle Accelerator Engineering, London, October 2014 Phase Synchronisation Systems Dr A.C. Dexter Overview Accelerator Synchronisation Examples Categories.

Particle Accelerator Engineering, London, October 2014 Phase Synchronisation Systems Dr A.C. Dexter Overview Accelerator Synchronisation Examples Categories.
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:

Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)

DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Laser to RF synchronisation A.Winter, Aachen University and DESY Miniworkshop on XFEL Short Bunch Measurement and Timing.

Laser to RF synchronisation A.Winter, Aachen University and DESY Miniworkshop on XFEL Short Bunch Measurement and Timing.
RF Synchronisation Issues

RF Synchronisation Issues
Ron Akre, Dayle Kotturi LCLS LLRF April 16, 2007 Linac.

Ron Akre, Dayle Kotturi LCLS LLRF April 16, 2007 Linac.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA www.edi.lv 16th International Workshop on Laser.

Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
DESY MHF-p 1 Layout of the Synchronisation System for the VUV-FEL Dipl. Ing. Henning Christof Weddig DESY Hamburg.

DESY MHF-p 1 Layout of the Synchronisation System for the VUV-FEL Dipl. Ing. Henning Christof Weddig DESY Hamburg.
Stefan Simrock 3 rd LC School, Oak Brook, IL, USA, 2008, Radio Frequency Systems 1 Timing and Synchronization S. Simrock and Axel Winter DESY, Hamburg,

Stefan Simrock 3 rd LC School, Oak Brook, IL, USA, 2008, Radio Frequency Systems 1 Timing and Synchronization S. Simrock and Axel Winter DESY, Hamburg,
ELI: Electronic Timing System (ETS) at Facility Level E L I – B L – 4 4 4 2 – P R E – 0 0 0 0 0 1 1 6 - B.

ELI: Electronic Timing System (ETS) at Facility Level E L I – B L – – P R E – B.
Additional RF system issues: Amplifier linearization Reference Phase distribution Master Clock Anders J Johansson Lund University.

Additional RF system issues: Amplifier linearization Reference Phase distribution Master Clock Anders J Johansson Lund University.
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.

Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
The TIMING System … …as used in the PS accelerators.

The TIMING System … …as used in the PS accelerators.
HIAPER Cloud Radar Transceiver Exciter Receiver Oscillators High-Powered Amplifier Calibration Exciter Receiver Oscillators High-Powered Amplifier Calibration.

HIAPER Cloud Radar Transceiver Exciter Receiver Oscillators High-Powered Amplifier Calibration Exciter Receiver Oscillators High-Powered Amplifier Calibration.
LLRF Phase Reference System The LCLS linac is broken down into 4 separate linac sections. The LCLS injector will reside in an off axis tunnel at the end.

LLRF Phase Reference System The LCLS linac is broken down into 4 separate linac sections. The LCLS injector will reside in an off axis tunnel at the end.

Similar presentations

Ads by Google