Presentation is loading. Please wait.

Presentation is loading. Please wait.

® Additional Spartan-XL Features. ® www.xilinx.com Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process.

Published byMelvin Robinson Modified over 9 years ago

Similar presentations

Presentation on theme: "® Additional Spartan-XL Features. ® www.xilinx.com Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process."— Presentation transcript:

1 ® Additional Spartan-XL Features

2 ® www.xilinx.com Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process technology  SpartanXL (3.3 Volt) family introduced in Nov. 98 —Fabricated on advanced 0.35µ process technology —Power management features —Higher performance over Spartan (5.0 Volt) —Entire family of 5 devices under $7.50  Both families offer: —SRAM technology (re-programmable) —Leverage industry standard XC4000 architecture —Lowest cost FPGA families with memory (SelectRAM) —Extensive core support —Broadest density/package/temperature/speed offering

3 ® www.xilinx.com Spartan Series Roadmap 1998 1999 2000 Spartan $3 95 per 5K gates Price SpartanXL $2 49 per 5K gates Spartan-II up to 100K gates 0.5  3LM Higher Density + More Features Without Compromises Pricing competitive with ASICs High Performance On-chip SelectRAM TM PCI LogiCORE + AllianceCORE 3.3 Volt 5 Volt *Prices are for >100K units, slowest speed, lowest cost package 0.25  5LM Spartan Next Generation up to 200K gates 1.8 Volt 0.18  Higher Speed Lower Power Power Down Mode 0.35  5LM 2.5 Volt

4 ® www.xilinx.com Spartan/XL Product Matrix CS packages available only in SpartanXL family

5 ® www.xilinx.com Chip Scale Packages for SpartanXL  XCS10XL and XCS20XL in CS144  XCS30XL and XCS40XL in CS280  0.8 mm pitch solder ball spacing  Higher in I/O count and smaller than any competitive offering in the industry  Reduces board space  Adds 19 more I/Os to the XCS40XL

6 ® www.xilinx.com XC4000SpartanSpartanXL M0 MODE:M0: Master Serial, Master Serial, Slave Serial Slave Serial M1Don’t ConnectM1: Express M2Don’t Connect Powerdown Mode Pins

7 ® www.xilinx.com XCS20XL in PQ208 Adds 8 VCCs vs. XCS20  3V XCS20XL adds 8 VCC pins that are not available in the 5V XCS20 —Pads weren’t available on XCS20 die —Extra VCC pins are more important at higher speed and lower VCC —Bonded out to same locations as in XCS30/XL —P18, P33, P71, P86, P121, P140, P173, P192 —Currently NCs on 5V XCS20  Don’t connect these to GND or other signals now that they are VCC!

8 ® www.xilinx.com Spartan Speed Grades  Spartan speed grades increment from an arbitrary number (“-3”, “-4”) —No correspondence to a physical delay  Former system of using LUT delay no longer applicable at ~1ns  LUT alone does not reflect overall clock speed or routing speed New

9 ® www.xilinx.com Performance 5200 4000E Spartan, 5V SpartanXL, 3V E-1 E-2 Spartan -4 Spartan -3 -4 -3 SpartanXL-5 SpartanXL-4 PCI Speed Grades  Higher speed grade = higher performance

10 ® www.xilinx.com DeviceBUFGPBUFGSBUFGLSBUFGE Spartan 4400 SpartanXL 0080 XC4000X 0088 General recommendation: Design with BUFG Software chooses appropriate specific buffer BUFGP/BUFGS will convert to BUFGLS automatically for SpartanXL target Global Clock Buffers

11 ® www.xilinx.com CLB Latch  CLB flip-flops can be used as latches  LD, etc. components in SpartanXL library  Simplifies use of HDL synthesis  Similar to XC4000X

12 ® www.xilinx.com Interconnect  Carry only propagates upward —Significantly higher speed –Similar to XC4000X —Standard long line can be used to continue at the bottom of the next column  All other device routing is identical to 5V Spartan family Carry Chain:UpDown Spartan XX SpartanXL X

13 ® www.xilinx.com 5V Compatibility Can be driven by any 5V device and can drive 5V TTL (default) Any 5 V device SpartanXL FPGA Advanced 0.35  3.3V Core 3.3V I/O 5V 3.3V 5V 3.3V Meets TTL Levels

14 ® www.xilinx.com Optional 3.3V Clamp for PCI  Programmable global 3.3V clamp for 3V PCI  Sacrifices 5V compatibility  BITGEN option —Default is “5V Tolerant I/Os”

15 ® www.xilinx.com Output Drive  Programmable 12 mA or 24 mA output drive —Pin-by-pin option —Default is 12 mA —24 mA option supports 5V PCI V/I requirements —Similar to XC4000XLA

16 ® www.xilinx.com IOB Output Mux  Output 2:1 mux or 2-input LUT in IOB supported in silicon and software —OMUX2, OAND2, etc. in SpartanXL library  Can use BUFGLS to drive one of the inputs for a fast path through the device

17 ® www.xilinx.com Fast Capture Latch  IOB fast capture latch supported in silicon and software —SpartanXL library includes ILFFX, etc.  Note that there are no “fast” clock buffers —BUFGLS would be used to drive fast capture latch

18 ® www.xilinx.com 0 10 20 30 40 50 60 10KE XCS30XL 6KA 10KA Spartan 6K 10K 2.5V3.3V 5.0V SpartanXL K Factor = 11 Lowest K Factor

19 ® www.xilinx.com Power Down Pin  /PWRDWN pin activates low-power standby mode —Occupies the M2 pin on the corresponding XC4000E device —Active Low —Timing is asynchronous

20 ® www.xilinx.com  All inputs (including M0, M1, DONE, CCLK and TDO) except /PWRDWN are disconnected from their sources —The internal nodes are pulled to GND  All pull-up and pull-down resistors on all I/Os (except /PWRDWN) are disabled  The GSR net is active throughout Power Down  The GTS net is active throughout Power Down What Power Down Does

21 ® www.xilinx.com  Clear the “5 V tolerant I/Os” option  Disable the internal pull-up resistor for /PWRDWN  Avoid contention  Avoid internal oscillators  Run at 3.3V and 25C —Will be specified over operating conditions once characterization is complete To Achieve I CCO =100  A During Power Down...

22 ® www.xilinx.com Boundary Scan  PowerDown pin taken out of scan chain —BSDL files are different than 5V Spartan  Added IDCODE Instruction —Becomes default instruction  Simplified configuration via boundary scan  Similar to XC4000XLA

23 ® www.xilinx.com Bitstream  Different format than 5V Spartan bitstream —1 more bit/frame, 1 more frame —Express mode is completely different

24 ® www.xilinx.com Express Mode  M1 pin enables Express Mode configuration —True parallel configuration –Similar to XC4000XLA —Default pull-up prevents Express mode —Use “BITGEN -g ExpressMode:Enable -g CRC:Disable”

25 ® www.xilinx.com New Features in SpartanXL Family  Higher speed (-4/-5)  8 flexible global low-skew buffers (BUFGLS)  CLB latches and Input Fast Capture Latch  Output multiplexer or lookup table  3.3V supply for low power with 5V tolerance —3V input clamp for 3V PCI, 24 mA output drive for 5V PCI  Power-down pin  Improved boundary scan  Express parallel configuration mode  Chip Scale packages

Download ppt "® Additional Spartan-XL Features. ® www.xilinx.com Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process."

Similar presentations

Spartan-3 FPGA HDL Coding Techniques

Spartan-3 FPGA HDL Coding Techniques
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.

FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Xilinx FPGAs:Evolution and Revolution. Evolution results in bigger, faster, cheaper FPGAs; better software with fewer bugs, faster compile times; coupled.

Xilinx FPGAs:Evolution and Revolution. Evolution results in bigger, faster, cheaper FPGAs; better software with fewer bugs, faster compile times; coupled.
® Xilinx FPGA Architecture Overview. ® www.xilinx.com Virtex/Spartan-II Top-level Architecture  Gate-array like architecture  Configurable logic blocks.

® Xilinx FPGA Architecture Overview. ® Virtex/Spartan-II Top-level Architecture  Gate-array like architecture  Configurable logic blocks.
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.
Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.1.
® Gate Array XC5200 Family A Low-cost Gate Array Alternative.

® Gate Array XC5200 Family A Low-cost Gate Array Alternative.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.

The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.
Programmable logic and FPGA

Programmable logic and FPGA
TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.

TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.

Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
CMPUT 329 - Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic: Internal Organization of an FPGA José Nelson Amaral.

CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic: Internal Organization of an FPGA José Nelson Amaral.
General FPGA Architecture Field Programmable Gate Array.

General FPGA Architecture Field Programmable Gate Array.
Scan and JTAG Principles1 Scan and JTAG Principles ARM Advanced RISC Machines.

Scan and JTAG Principles1 Scan and JTAG Principles ARM Advanced RISC Machines.
EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.

EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.
® ChipScope ILA TM Xilinx and Agilent Technologies.

® ChipScope ILA TM Xilinx and Agilent Technologies.
Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.

Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.

Similar presentations

Ads by Google