Presentation is loading. Please wait.

Presentation is loading. Please wait.

WRM FUTURE DEVELOPMENT DANIELE FELICI (ER1), ALI ABDALLAH (ESR1) WP2 EDUSAFE MEETING CERN, JUNE 2015.

Similar presentations


Presentation on theme: "WRM FUTURE DEVELOPMENT DANIELE FELICI (ER1), ALI ABDALLAH (ESR1) WP2 EDUSAFE MEETING CERN, JUNE 2015."— Presentation transcript:

1 WRM FUTURE DEVELOPMENT DANIELE FELICI (ER1), ALI ABDALLAH (ESR1) WP2 EDUSAFE MEETING CERN, JUNE 2015

2 SUMMARY Introduction Hardware development plans Today status Future plans

3 AFTER THE TESTING CAMPAIGN After the testing campaign a full-software solution is ready Each block of the scheme has been tested (performances and speed) Edge detectors: Canny algorithm Vs Zero Crossing algorithm WRM simulation: different parameters have been tuned in order to increase the performances. The parameters are fundamental for the development of the hardware under development Line Segment reconstructor: the algorithm has been optimized The entire “WRM system” has been compared with Hough and LSD methods for segments detection. The results are very promising What about hardware?

4 WHAT ABOUT HARDWARE FPGA (under development) ASIC (already developed in the past) FPGA or Software

5 FPGA Due to the short period an FPGA solution is preferred to an ASIC solution Fast delivery time Development steps can be used for ASIC development High versatility, essential for the system optimization Xilinx VC 707 evaluation board, based on Virtex 7: High performances High connectivity Affordable costs

6 ARCHITECTURE PROPOSAL (1) WRM ImagesEdges 8-pixel segments 8-pixel segments or long segments (TBD) Through Ad-hoc interface Through Ethernet, PCIe, USB… (needs evaluation)

7 ARCHITECTURE PROPOSAL (2) WRM Images (paralinx) Edges 8-pixel segments 8-pixel segments or long segments (TBD) Through Ethernet, PCIe, USB… (needs evaluation) Through Ad-hoc interface Images pass- trough (HDMI)

8 ARCHITECTURE PROPOSAL (3) WRM Images (second paralinx) Edges 8-pixel segments 8-pixel segments or long segments (TBD) Through Ethernet, PCIe, USB… (needs evaluation) Through Ad-hoc interface Images (paralinx)

9 TODAY STATUS FPGA is in our hands Edge detector implementation on FPGA is ongoing We are adapting the algorithm for the HW implementation

10 FUTURE PLANS Finish edge detector implementation FPGA-WRM interface needs to be developed Server-FPGA interface needs to be developed Line segments reconstructions Test and validation (Testing Campaign)

11 THANK YOU


Download ppt "WRM FUTURE DEVELOPMENT DANIELE FELICI (ER1), ALI ABDALLAH (ESR1) WP2 EDUSAFE MEETING CERN, JUNE 2015."

Similar presentations


Ads by Google