1. BZUPAGES.COM1 Chapter 9 Counters

2. BZUPAGES.COM2 BzuPages.COM Please share your assignments/lectures & Presentation Slides on bzupages which can help your fellows

3. BZUPAGES.COM3 Figure 9--1 A 2-bit asynchronous binary counter. Asynchronous Counter Operation

4. BZUPAGES.COM4 Figure 9--2 Timing diagram for the counter of Figure 9-1. As in previous chapters, output waveforms are shown in green.

5. BZUPAGES.COM5

6. 6

7. 7 Figure 9--3 Three-bit asynchronous binary counter and its timing diagram for one cycle.

8. BZUPAGES.COM8 Figure 9--4 Propagation delays in a 3-bit asynchronous (ripple-clocked) binary counter.

9. BZUPAGES.COM9 Figure 9--5 Four-bit asynchronous binary counter and its timing diagram.

10. BZUPAGES.COM10 Figure 9--6 An asynchronously clocked decade counter with asynchronous recycling.

11. BZUPAGES.COM11 Figure 9--7 Asynchronously clocked modulus-12 counter with asynchronous recycling.

12. BZUPAGES.COM12 Figure 9--11 A 2-bit synchronous binary counter. Synchronous Counter Operation

13. BZUPAGES.COM13 Figure 9--12 Timing details for the 2-bit synchronous counter operation (the propagation delays of both flip-flops are assumed to be equal).

14. BZUPAGES.COM14 Figure 9--13 Timing diagram for the counter of Figure 9-11.

15. BZUPAGES.COM15 Figure 9--14 A 3-bit synchronous binary counter.

16. BZUPAGES.COM16 Figure 9--15 Timing diagram for the counter of Figure 9-14.

17. BZUPAGES.COM17

18. BZUPAGES.COM18 Figure 9--16 A 4-bit synchronous binary counter and timing diagram. Points where the AND gate outputs are HIGH are indicated by the shaded areas.

19. BZUPAGES.COM19 Figure 9--17 A synchronous BCD decade counter.

20. BZUPAGES.COM20 Figure 9--18 Timing diagram for the BCD decade counter (Q 0 is the LSB).

21. BZUPAGES.COM21

22. BZUPAGES.COM22 Up/Down Synchronous Counter

23. BZUPAGES.COM23 Figure 9--23 A basic 3-bit up/down synchronous counter.

24. BZUPAGES.COM24 Figure 9—24 : Example 9-4 - Timing Diagram

25. BZUPAGES.COM25

26. BZUPAGES.COM26 Figure 9--27 General clocked sequential circuit. Design of Synchronous Counters

27. BZUPAGES.COM27 Figure 9--28 State diagram for a 3-bit Gray code counter. Step 1: State Diagram

28. BZUPAGES.COM28 Step 2: Next-State Table

29. BZUPAGES.COM29 Step 3: Flip-Flop Transition Table

30. BZUPAGES.COM30 Figure 9--29 Examples of the mapping procedure for the counter sequence represented in Table 9-7 and Table 9-8. Step 4: Karnaugh Maps

31. BZUPAGES.COM31 Figure 9--30 Karnaugh maps for present-state J and K inputs. Step 5: Logic Expressions for Flip-Flop Inputs

32. BZUPAGES.COM32 Figure 9--31 Three-bit Gray code counter. Step 6: Counter Implementation

33. BZUPAGES.COM33 Figure 9—32 : Example 9-5

34. BZUPAGES.COM34

35. BZUPAGES.COM35

36. BZUPAGES.COM36 Figure 9--33

37. BZUPAGES.COM37 Figure 9--34

38. BZUPAGES.COM38 Figure 9--35 Example 9-6 - State diagram for a 3-bit up/down Gray code counter.

39. BZUPAGES.COM39

40. BZUPAGES.COM40

41. BZUPAGES.COM41 Figure 9--36 J and K maps for Table 9-11. The UP/DOWN control input, Y, is treated as a fourth variable.

42. BZUPAGES.COM42 Figure 9--37 Three-bit up/down Gray code counter.