Presentation is loading. Please wait.

Presentation is loading. Please wait.

\ Redução da potência de uma interface de alta velocidade em tecnologia CMOS através de “clock gating". Weekly Report Nelson Silva Weekly Report Dissertação.

Published byGerald Craig Modified over 9 years ago

Similar presentations

Presentation on theme: "\ Redução da potência de uma interface de alta velocidade em tecnologia CMOS através de “clock gating". Weekly Report Nelson Silva Weekly Report Dissertação."— Presentation transcript:

1 \ Redução da potência de uma interface de alta velocidade em tecnologia CMOS através de “clock gating". Weekly Report Nelson Silva Weekly Report Dissertação 2012/13

2 Report N.º: 1 Week 18/02/2013 to 22/02/2013 Planed vs Performed work: Synthesis workshop documentation read √ Workstation configured √ Additional Work (not planed) Access Card PIN code memorized Comments: Luis Gomes Weekly Report Dissertação 2012/13

3 Report N.º: 2 Week 25/02/2013 to 01/03/2013 Planed vs Performed work: Read the following documentation: Welcome Pack: Synthesis.pdf√ Welcome Pack: Place and route.pdf√ Project Directory Structure√ IC Compiler Workshop: Student GuideX Additional Work (not planed) none Comments: These documents have a lot of information of the main tools that Synopsys use on their project flow. The reading was very useful to understand the basics and how they work. Luis Gomes Weekly Report Dissertação 2012/13

4 Report N.º: 3 Week 4/03/2013 to 8/03/2013 Planed vs Performed work: Make all Synopsys project flow using a simple digital PLL √ Analyze all reports √ Additional Work (not planed) Complete the reading of IC Compiler Workshop: Student Guide Comments: On this week I learned the basics of the tools used on Synopsys project flow (Design Compiler, IC Compiler, Formality, Prime Time, Prime Rail and Star RC). Luis Gomes Weekly Report Dissertação 2012/13

5 Report N.º: 4 Week 11/03/2013 to 15/03/2013 Planed vs Performed work: Read the platform documentation (MIPI-TX) √ Understand the platform architecture √ Additional Work (not planed) Meeting with supervisor José Alves to discuss some issues Comments: MIPI-TX is a very complex platform but the documentation and the presentation meeting gave a nice overview of the operation modes and architecture. Luis Gomes Weekly Report Dissertação 2012/13

6 Report N.º: 5 Week 18/03/2013 to 22/03/2013 Planed vs Performed work: Read the platform documentation (MIPI-TX) Analyze reports to extract relevant information of the platform such as Area and Power consumption on each operation mode Additional Work (not planed) Create the project web page Comments: Luis Gomes Weekly Report Dissertação 2012/13

Download ppt "\ Redução da potência de uma interface de alta velocidade em tecnologia CMOS através de “clock gating". Weekly Report Nelson Silva Weekly Report Dissertação."

Similar presentations

REACTION REACTION Workshop 2011.01.06 Task 2 – Progress Report & Plans Lisbon, PT and Austin, TX Mário J. Silva University of Lisbon, Portugal.

REACTION REACTION Workshop Task 2 – Progress Report & Plans Lisbon, PT and Austin, TX Mário J. Silva University of Lisbon, Portugal.
Project Breadcrumbs :: Álvaro Figueira (PI) :: Presentation at CoLab annual conference :: Fundação Calouste Gulbenkian :: 21.09.2010 Breadcrumbs CRACS-FCUP.

Project Breadcrumbs :: Álvaro Figueira (PI) :: Presentation at CoLab annual conference :: Fundação Calouste Gulbenkian :: Breadcrumbs CRACS-FCUP.
Bruno Nova Preparação da Dissertação Supervisor: António Araújo MIEIC – FEUP.

Bruno Nova Preparação da Dissertação Supervisor: António Araújo MIEIC – FEUP.
Software Development Lifecycle & Release Management Scottie Cheng.

Software Development Lifecycle & Release Management Scottie Cheng.
Chapter 15 © 2010 by Addison Wesley Longman, Inc. 1 14.1 Origins and Uses of Ruby - Designed by Yukihiro Matsumoto; released in 1996 - Use spread rapidly.

Chapter 15 © 2010 by Addison Wesley Longman, Inc Origins and Uses of Ruby - Designed by Yukihiro Matsumoto; released in Use spread rapidly.
Survey of Reconfigurable Logic Technologies

Survey of Reconfigurable Logic Technologies
Welcome to a brief overview of Project Workout Live! This is the “corporate home page” where you can access the projects, communications, directory and.

Welcome to a brief overview of Project Workout Live! This is the “corporate home page” where you can access the projects, communications, directory and.
Copyright © 2003 Americas’ SAP Users’ Group Simple Document Management in Project Systems Kent Bettisworth BETTISWORTH & ASSOCIATES, INC. Tuesday, May.

Copyright © 2003 Americas’ SAP Users’ Group Simple Document Management in Project Systems Kent Bettisworth BETTISWORTH & ASSOCIATES, INC. Tuesday, May.
The Design Process Outline Goal Reading Design Domain Design Flow

The Design Process Outline Goal Reading Design Domain Design Flow
3 September 2001 - INBOSA workshop 1 Raul Fonseca, Paulo Marques, Paulo Simões, Luís Silva, João Silva CISUC, University of Coimbra, Portugal

3 September INBOSA workshop 1 Raul Fonseca, Paulo Marques, Paulo Simões, Luís Silva, João Silva CISUC, University of Coimbra, Portugal
Kapi’olani Community College Art 128 Interface Programming 1 In-class Presentation Week 13B.

Kapi’olani Community College Art 128 Interface Programming 1 In-class Presentation Week 13B.
1 Chapter 9 Design Constraints and Optimization. 2 Overview Constraints are used to influence Synthesizer tool Place-and-route tool The four primary types.

1 Chapter 9 Design Constraints and Optimization. 2 Overview Constraints are used to influence Synthesizer tool Place-and-route tool The four primary types.
Art 128 Interface Programming 1 In-class Presentation Week 16A.

Art 128 Interface Programming 1 In-class Presentation Week 16A.
An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.

An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.
King Fahd University of Petroleum and Minerals Computer Engineering Department COE 561 Digital Systems Design and Synthesis (Course Activity) Synthesis.

King Fahd University of Petroleum and Minerals Computer Engineering Department COE 561 Digital Systems Design and Synthesis (Course Activity) Synthesis.
CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.

CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.
Altera DE2 Board and Quartus II Software ECE 3450 M. A. Jupina, VU, 2014.

Altera DE2 Board and Quartus II Software ECE 3450 M. A. Jupina, VU, 2014.
Stimulating reuse with an automated active code search tool Júlio Lins – André Santos (Advisor) –

Stimulating reuse with an automated active code search tool Júlio Lins – André Santos (Advisor) –
Robust Low Power VLSI R obust L ow P ower VLSI Memory Management Units for Instruction and Data Cache for OR1200 CPU Core Arijit Banerjee ASIC/SOC Class.

Robust Low Power VLSI R obust L ow P ower VLSI Memory Management Units for Instruction and Data Cache for OR1200 CPU Core Arijit Banerjee ASIC/SOC Class.
ELEC516/10 course_des 1 ELEC516 VLSI System Design and Design Automation Spring 2010 Course Description Chi-ying Tsui Department of Electrical and Electronic.

ELEC516/10 course_des 1 ELEC516 VLSI System Design and Design Automation Spring 2010 Course Description Chi-ying Tsui Department of Electrical and Electronic.

Similar presentations

Ads by Google