Presentation is loading. Please wait.

Presentation is loading. Please wait.

Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.

Published byMoses Ross Modified over 8 years ago

Similar presentations

Presentation on theme: "Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values."— Presentation transcript:

1 Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values are computed using both the present and past input values. Sequential circuits can contain only a finite number of states  finite state machines Synchronous and Asynchronous

2 Sequential Circuits Contains Memory Elements Asynchronous sequential circuits change their state and output values when input changes Synchronous sequential circuits change their output values at fixed points of time, which are specified by the rising or falling edge of a clock signal Clock period is the time between successive transitions in the same direction Active high – state changes occur at the clock’s rising edge( on higher voltage) Active low – state changes occur at the clock’s falling edge( on lower voltage)

3 4 Basic types of Flip-Flops SR, JK, D, and T JK ff has 2 inputs, J and K need to be asserted at the same time to change the state D ff has 1 input D (DATA), which sets the ff when D = 1 and resets it when D = 0 T ff has1 input T (Toggle), which forces the ff to change states when T = 1 SR ff has 2 inputs, S (set) and R (reset) that set or reset the output Q when asserted

4 Gated D-Latch Ensures S and R inputs never equal to 1 at the same time Useful in control application where setting or resetting a flag to some condition is needed Stores bits of information Constructed from a gated SR latch and a Data latch

5 D Flip-Flop Characteristics :  Synchronous  Avoids the instability of RS flip-flop  Retains its last input value To set the ff, place 1 on D input and pause the CK input To reset, place 1 on D input and pause the CK input DQ+Q+ 0101 0101 Q + = Next State

6 JK – Flip Flop J – Set K – Reset J = K = 0 – output does not change J = K = 1 – invert the outputs

7 Clocked JK – Flip Flop

8 T Flip-Flop TQ+Q+ 0101 Q Q’ T = 1 force the state change T = 0 state remain the same

9 D and JK Flip-Flop DQ+Q+ 0101 0101 J KQ+Q+ 0 0 1 1 0 1 Q 0 1 Q’

10 How to use JK to implement D Flip-Flop DQ+Q+ 0101 0101 J KQ+Q+ 0 0 1 1 0 1 Q 0 1 Q’ D ff’s property: When in = 0, the out(Q + ) = 0. When in = 1, the out(Q+) is 1  invert K D  

11 How to use JK to implement T Flip-Flop TQ+Q+ 0101 Q Q’ J KQ+Q+ 0 0 1 1 0 1 Q 0 1 Q’ T ff’s property: When in = 0, the out(Q + ) = no change When in = 1, the out(Q+) is = complement  No change  State change T

12 How to use D to implement JK Flip-Flop KQ 00 01 11 10 J 0 1 0( Q ) 1( Q ) 0 0 1 1 0( Q’ ) 1( Q’ ) J KQ+Q+ 0 0 1 1 0 1 Q 0 1 Q’ DQ+Q+ 0101 0101 D = JQ’ + K’Q (Q ) = no state change (Q’) = state change

13 How to use D to implement JK Flip-Flop D = JQ’ + K’Q J K

14 How to use T to implement JK Flip-Flop KQ 00 01 11 10 J01J01 0 0 1 0 1 0 1 1 J KQ+Q+ 0 0 1 1 0 1 Q 0 1 Q’ TQ+Q+ 0101 Q Q’ T = KQ + JQ’

15 How to use T to implement JK Flip-Flop T = KQ + JQ’

16 How to use D to implement T Flip-Flop TQ+Q+ 0101 Q Q’ Q + 0 1 T 0 1 0 1 1 0 D = TQ’ + T’Q DQ+Q+ 0101 0101

17 How to use D to implement T Flip-Flop D = TQ’ + T’Q T

18 How to use T to implement D Flip-Flop TQ+Q+ 0101 Q Q’ DQ+Q+ 0101 0101 T = DQ’ + D’Q Q + 0 1 D01D01 0 1 1 0

19 How to use T to implement D Flip-Flop T = DQ’ + D’Q D

20 SR-Flip Flop S RQ Q’ 0 1 0 0 1 1 Q Q’ 10 0 1 0 S RQ Q’ 1 0 1 1 0 0 Q Q’ 10 0 1 1  RESET  SET  RESET

21 SR-Flip Flop Asynchronous If S=0 and R=1, Q is set to 1, and Q’ is reset to 0 IF R=0 and S=1, Q is reset to 0, and Q’ is set to 1 If S=1 and R=1, Q and Q’ maintain their previous state If S=0 and R=0, a transition to S=1, R=1 will cause oscillation

22 Clocked SR Flip-Flop Similar to SR Flip-flop but with extra control input C, which enables or disables the operation of S and R inputs. C=1  Enabled C=0  Disabled, circuit persists in preceding state

23 Instability RS flip-flops can become unstable if both R and S are set to 0 All sequential elements are fundamentally unstable under certain conditions –Invalid transitions –Transitions too close together –Transitions at the wrong time

24 Edge and level-triggered Flip Flop Digital circuit often form loops, flip-flops oscillations can Oscillation will not occur because by the time an output change cause an input change, the activating edge of the CK signal will be gone Positive edge triggered – ff responds to a positive going edge of clock Negative edge triggered – responds to a negative-going edge

25 Positive-edge-triggered D Flip-Flop When CLK=0 the master latch is open and the content of D is transferred to QM When CLK=1 the master is closed and its output is transferred to the slave Master and slave latches are never enabled at the same time

26 References www.play-hookey.com/digital www.infopad.eecs.berkeley.edu/~icdesign/ SLIDES/slides6.pdf www.cs.mun.ca/~paul/cs3724/material/we b/notes/node14.html Dos Reis, Assembly Language and Computer Architecture Using C++ and Java

Download ppt "Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values."

Similar presentations

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.
1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi

CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi
1 Fundamentals of Computer Science Sequential Circuits.

1 Fundamentals of Computer Science Sequential Circuits.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.

Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.
Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.

Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.
Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.

Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
1 Sequential Systems A combinational system is a system whose outputs depend only upon its current inputs. A sequential system is a system whose outputs.

1 Sequential Systems A combinational system is a system whose outputs depend only upon its current inputs. A sequential system is a system whose outputs.
Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.

Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.
Sequential Logic Latches & Flip-flops

Sequential Logic Latches & Flip-flops
1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.

1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.
1 © 2014 B. Wilkinson Modification date: Dec 30 2014 Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.

1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.
EKT 124 / 3 DIGITAL ELEKTRONIC 1

EKT 124 / 3 DIGITAL ELEKTRONIC 1
INTRODUCTION TO SEQUENCIAL CIRCUIT

INTRODUCTION TO SEQUENCIAL CIRCUIT
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
EECC341 - Shaaban #1 Lec # 13 Winter 2001 1-29-2002 Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.

EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

Similar presentations

Ads by Google