Presentation is loading. Please wait.

Presentation is loading. Please wait.

STMIK Jakarta STI&K, Jakarta - September 2011 1 Designing Image Processing Component using FPGA Device By : Sunny Arief Sudiro.

Published byAnne Haynes Modified over 8 years ago

Similar presentations

Presentation on theme: "STMIK Jakarta STI&K, Jakarta - September 2011 1 Designing Image Processing Component using FPGA Device By : Sunny Arief Sudiro."— Presentation transcript:

1 STMIK Jakarta STI&K, Jakarta - September 2011 1 Designing Image Processing Component using FPGA Device By : Sunny Arief Sudiro

2 STMIK Jakarta STI&K, Jakarta - September 20112 Hardware Base Programmable Device Microcontroller (MCU), is a computer-on-a-chip. DSP Processor is a specialized microprocessor designed specically for digital signal processing. ASIC, An application-specic integrated circuit (ASIC) is an integrated circuit (IC) customized for a particular use, rather than intended for general purpose use. FPGA, A Field programmable gate array (FPGA) is a semiconductor device containing programmable logic components and programmable interconnects.

3 STMIK Jakarta STI&K, Jakarta - September 20113 Why FPGA Large logic capacity, exceeding several millions equivalent logic gates, including dedicated memory resources. Special hardware circuitry that is often needed in digital systems, such as digital signal processing (DSP) blocks (with multiply and accumulate functionalities) and phase-locked loops (PLLs) (or delay-locked loops (DLLs)) that support complex clocking schemes. Wide range of interconnection standards, such as double data rate (DDR SRAM) memory, PCI and high-speed serial protocols. Soft and hard processors capabilities. User-programmability, can be easily programmed by user. Design Partitioning: the system can be divided into several partitions into FPGA devices.

4 STMIK Jakarta STI&K, Jakarta - September 20114 Hardware Implementation in FPGA

5 STMIK Jakarta STI&K, Jakarta - September 20115 Basic FPGA Architecture

6 STMIK Jakarta STI&K, Jakarta - September 20116 Logic Device in FPGA

7 STMIK Jakarta STI&K, Jakarta - September 20117 Logic Device in FPGA

8 STMIK Jakarta STI&K, Jakarta - September 20118 Development

9 STMIK Jakarta STI&K, Jakarta - September 201199 Tools For Design VHDL and Modelsim VHDL and Modelsim Verilog Verilog Xilinx ISE Project Xilinx ISE Project

10 STMIK Jakarta STI&K, Jakarta - September 201110 Block Diagram of FPGA Board

11 STMIK Jakarta STI&K, Jakarta - September 201111 ZestSC1 FPGA Board

12 STMIK Jakarta STI&K, Jakarta - September 201112

13 STMIK Jakarta STI&K, Jakarta - September 201113 Matrix Representation

14 STMIK Jakarta STI&K, Jakarta - September 201114 Serial Representation

15 STMIK Jakarta STI&K, Jakarta - September 201115 8 Neighborhood Pixel Component

16 STMIK Jakarta STI&K, Jakarta - September 201116 Device of 8 Neighboor Pixel Component

17 STMIK Jakarta STI&K, Jakarta - September 201117 Thinning Device Component

18 STMIK Jakarta STI&K, Jakarta - September 201118 Thinning Device Component

19 STMIK Jakarta STI&K, Jakarta - September 201119 Terima kasih ! Merci ! Thanks you very much !

Download ppt "STMIK Jakarta STI&K, Jakarta - September 2011 1 Designing Image Processing Component using FPGA Device By : Sunny Arief Sudiro."

Similar presentations

All Programmable FPGAs, SoCs, and 3D ICs

All Programmable FPGAs, SoCs, and 3D ICs
Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.

VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.

Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
Survey of Reconfigurable Logic Technologies

Survey of Reconfigurable Logic Technologies
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Other Technologies 1. Off-The-Shelf.

Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Other Technologies 1. Off-The-Shelf.
FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.

FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.
Configurable System-on-Chip: Xilinx EDK

Configurable System-on-Chip: Xilinx EDK
Programmable logic and FPGA

Programmable logic and FPGA
LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.

LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.
February 4, 2002 John Wawrzynek

February 4, 2002 John Wawrzynek
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.

Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.

Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.
Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.
FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.

FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.
General FPGA Architecture Field Programmable Gate Array.

General FPGA Architecture Field Programmable Gate Array.
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.

General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.

Similar presentations

Ads by Google