1. 1 Introduction CEG 4131 Computer Architecture III Miodrag Bolic

2. 2 Four levels of computer description Gate level – Specify operations at the individual bit level – Gates are primitive elements – Very cumbersome to do manually (logic minimization, etc.) Register level – Specify internal operation of processor-level components at the word level – Primitives: » Registers » Counters » Memories » ALUs » Clocks » Combinational logic

3. 3 Four levels of computer description Processor level – Architectural Features specified » Interfaces » Instruction sets » Data Representation – More detailed individual component specification Global system structure – Overall system structure is defined – Major components identified » Processors » Control modules » Memory modules » Interconnection structure – Mostly a static description -- “black box” approach

4. 4 Basic parallel techniques [1] Pipelining (time) –a number of functional units are employed in sequence to perform a single computation –a number of steps for each computation Replication (space) –a number of functional units perform computation simultaneously more processors more memory more I/O Replication at the following levels: –Processor (multiple functional units) –Chip (multiple processors and/or hardware blocks) –Board (multiple processors and/or hardware systems) –Multiple computers

5. 5 Course Content - Interconnection Networks Topologies of static networks –fully connected, –rings, meshes, –torii, –hypercubes, –k-ary n-cubes Dynamic networks –Buses –Multistage intercon. networks –Crossbar switch networks

6. 6 Course Content – Shared Memory Arch. Shared memory models –Communication occurs implicitly as result of loads and stores Cache coherence Programming shared memory systems PE1PEn Processors Interconnection network Shared memory I/O1 I/On

7. 7 Course Content – Message Passing Arch. Message passing models –direct access only to private address space (local memory), –communication via explicit messages (send/receive) Routing Programming message passing systems Easier to scale than shared memory systems PE1 Interconnection network M1 P1 PEn Mn Pn

8. 8 Course Content – Single Processor Parallelism Vector processors Superscalar processors VLIW processors

9. 9 What will you learn from Labs? New approaches to design from the system level perspective –System-on-chip architectures –Design using IP (Intellectual Property) cores –Configurable instruction set architectures Altera tools –SOPC builder –NIOS IDE

10. 10 System-on-chip architectures 32-Bit Nios Processor ROM (with Monitor) Address (32) Read Write Data In (32) Data Out (32) IRQ IRQ #(6) Avalon Bus Nios Processor Tri-State Bridge SDRAM Controller Tri-State Bridge Compact Flash PIOs Button PIO 7-Segment LED PIO LCD PIOLED PIO General Purpose Timer Periodic Timer UART Reconfig PIO Single-processor architectures Multiprocessor architectures Cache coherence solutions for multiprocessors

11. 11

12. 12

13. 13

14. 14

15. 15

16. 16 References 1.Desco Sima, Terence Fountain and Peter Kascuk, Advanced Computer Architectures – A Design Space Approach, Pearson, 1997.