Presentation is loading. Please wait.

Presentation is loading. Please wait.

Design & Development of an Integrated Readout System for Triple-GEM Detectors Alessandro PEZZOTTA III Year PhD Seminar, Cycle XXVIII 22 September 2015.

Published byLaura Newman Modified over 8 years ago

Similar presentations

Presentation on theme: "Design & Development of an Integrated Readout System for Triple-GEM Detectors Alessandro PEZZOTTA III Year PhD Seminar, Cycle XXVIII 22 September 2015."— Presentation transcript:

1 Design & Development of an Integrated Readout System for Triple-GEM Detectors Alessandro PEZZOTTA III Year PhD Seminar, Cycle XXVIII 22 September 2015 Emails: a.pezzotta1@campus.unimib.it, alessandro.pezzotta@mib.infn.ita.pezzotta1@campus.unimib.italessandro.pezzotta@mib.infn.it

2 Outline Background & Motivation First prototype: GEMMA Second prototype: GEMINI Future perspectives Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"2 22/09/2015

3 Outline Background & Motivation   First prototype: GEMMA Second prototype: GEMINI Future perspectives Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"3 22/09/2015

4 Gas-Electron Multiplier (GEM) It belongs to Gas Proportional Chambers family 50 µm-thick Kapton foil with copper clads on each side Perforated by 70 µm-diameter bi-conical channels Immersed into Ar/CO 2 /CF 4 gas mixture (45/15/40) High electric field into channels (10 7 V/m) with a lower bias w.r.t. multiwire chambers Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"4 22/09/2015

5 Triple-GEM Detector Cascade of three GEM foils Gain Boosted (≈ 10 4 factor) High count-rate (≈ 10 6 cps) Needs dedicated front-end Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"5 22/09/2015

6 GEM Readout Systems Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"6 22/09/2015 Most of the systems now in use have been re-adapted from other applications: CCDs Semiconductor Detectors Multi-Wire Chambers Not exploiting the full GEM detector potential Uniquely analog or digital systems Limited number of detecting channels included on a single chip

7 The Main Issue The Pixelated Output It can be adapted according to measurement necessities Variable Pixel Parasitic Capacitance Issues for readout Adaptability Efficiency Speed Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"7 22/09/2015

8 Outline Background & Motivation First Prototype: GEMMA   Second Prototype: GEMINI Future perspectives Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"8 22/09/2015

9 First prototype: GEMMA Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"9 22/09/2015 ParameterValue CMOS TechnologySTM 130 nm # of Channels8 Max Pixel Capacitance15 pF Analog OutputsPreamp Analog (selectable) Digital OutputCMOS ToT & Event Detection Max Count Rate4 Mcps Power Consumption3.8 mW/channel Min. Detectable Charge6 fC Sensitivity0.5 mV/fC Dynamic RangeFrom 30 fC to 1 pC Reset ModeDigital

10 GEMMA Channel Scheme Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"10 22/09/2015

11 GEMMA Main Blocks Charge-Sensitive Preamplifier Three-Stage NMCFF OTA 90 dB DC-Gain 120 MHz UGBW 100 V/µs SR 6.6 nV/√Hz IRN 1.1 mW Power Comparator Single Ended Mirrored 1.2 mV offset 900 µW Power Log Resistive Ladder DAC 16 Levels (1.53 mV  598 mV) Sets the comparator threshold Ramp Threshold Generator Reference for CTS Comparator Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"11 22/09/2015 Calibration Block for C F cap 5-bit resolution Switched-off during measure 5% Max Capacitance error CTS 7-bit Counter 4 ns Time Resolution (250 MHz) I 2 C Interface Setting the DAC input words Setting the Channel Mode (MIP or Normal) Setting the Ramp Slope Setting Analog Output Signal Logic Control Unit Setting Switch Phases for Reset, MIP and CAL Mode

12 Charge-Sensitive Preamp 3-Stage Nested Miller FeedForward Compensated Opamp High Gain (90 dB) and PM ≈ 90° 120 MHz Unity-Gain Bandwidth Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"12 22/09/2015

13 Calibration Circuit Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"13 22/09/2015

14 Calibration Circuit Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"14 Compensation of CMOS Process and Temperature capacitors variations Automatic procedure 22/09/2015

15 Calibration Circuit Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"15 How it works 22/09/2015

16 Charge-Time Converter Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"16 22/09/2015

17 Comparators Mirrored Opamp Based PMOS Topology for the EDS-Comp NMOS Topology for the CTS-Comp Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"17 22/09/2015

18 Auto-Zero Circuit Fixes the Comparators switching point and reference voltage Optimizes the switching delay Signal Low-Pass filtering due to switches’ R off Capacitor Divider Losses limited Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"18 22/09/2015

19 GEMMA Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"19 22/09/2015 30fC Input Charge (MIN)

20 GEMMA Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"20 22/09/2015 1pC Input Charge (MAX)

21 GEMMA Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"21 22/09/2015 EDS Delay vs Input Charge vs Pixel Capacitance

22 GEMMA Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"22 22/09/2015 CTS Duration vs Input Charge vs Pixel Capacitance

23 GEMMA Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"23 22/09/2015 ENC vs Pixel Capacitance

24 GEMMA Test Board Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"24 22/09/2015

25 Outline Background & Motivation First prototype: GEMMA Second prototype: GEMINI   Future perspectives Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"25 22/09/2015

26 Second prototype: GEMINI Decision to make a second version, GEMINI CMOS technology changed (and related software) to 180nm AMS IBM, more stable and reliable Re-adjustment of specifications Complying with updated detector performance Channel number increased to 16 (instead of 8) LVDS digital outputs and analog output for each channel Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"26 22/09/2015

27 Updated Requirements Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"27 22/09/2015 ParameterValue Count Rate> 3 Mcps # of Channels16 Min Detectable Charge< 3 fC with Max Pixel Cap OutputAnalog and LVDS Digital Max Digital Output Jitter9 ns Max Pixel Capacitance40 pF Sensitivity1 mV/fC Sensitivity Accuracy5% Reset TriggerEvent-Based

28 GEMINI Channel Scheme Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"28 22/09/2015

29 GEMINI Main Blocks Charge-Sensitive Preamplifier Two-Stage Miller OTA 65 dB DC-Gain 320 MHz UGBW 100 V/µs SR 4.3 nV/√Hz IRN 1.5 mW Power Comparator Single Ended Mirrored 0.9 mV offset 700 µW Power R-2R Resistive Ladder DAC 9-bit resolution 500 mV full scale 1.2 mV LSB Sets the comparator threshold, independent for each channel Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"29 22/09/2015 Calibration Block for C F cap 5-bit resolution Switched-off during measurement 5% Max Capacitance error Reset switches High speed Low charge injection Low on-resistance Reset Trigger Constant Event Time Duration Event Triggered External Reset Available I 2 C Interface Setting the DAC input words LVDS Driver

30 GEMINI CSP Opamp 2-Stage Miller Compensated Opamp Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"30 22/09/2015

31 GEMINI Comparator Mirrored Topology Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"31 22/09/2015

32 GEMINI DAC R-2R Ladder DAC, R = 20kΩ Buffered for Threshold Voltage Stability Area/Power Trade-Off Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"32 22/09/2015

33 GEMINI Layout Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"33 22/09/2015 Area = 6.89 mm 2

34 GEMINI Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"34 22/09/2015 30 fC Input Charge

35 GEMINI Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"35 22/09/2015 500 fC Input charge

36 GEMINI Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"36 22/09/2015 EDS Delay vs Pixel Capacitance

37 GEMINI Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"37 22/09/2015 EDS Delay Jitter vs Pixel Capacitance

38 GEMINI Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"38 22/09/2015 ENC vs Pixel Capacitance

39 GEMINI Boards Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"39 22/09/2015 GEMINI cards GEMINI Test Board

40 GEMINI Boards Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"40 22/09/2015 GEMINI Readout System

41 GEMMA vs GEMINI ParameterGEMMAGEMINI CMOS TechnologySTM 130 nmAMS IBM 180 nm # of Channels816 Max Detector Capacitance15 pF40 pF Analog OutputsPreamp Analog (selectable)Preamp Analog (each channel) Digital Output (each channel)CMOS ToT & Event DetectionLVDS Event Detection Max Count Rate4 Mcps5 Mcps Power Consumption3.8 mW/channel2.7 mW/channel Min Detectable Charge6 fC2.5 fC Max Digital Output Jitter18 ns6.2 ns Sensitivity0.5 mV/fC1 mV/fC Dynamic RangeFrom 30 fC to 1 pCFrom 30 fC to 500 fC Input signal common mode900 mV1 V Reset ModeDigitalAuto-Triggered or External Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"41 22/09/2015

42 Outline Background & Motivation First prototype: GEMMA Second prototype: GEMINI Future perspectives   Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"42 22/09/2015

43 Future Perspectives Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"43 22/09/2015 Chips Debug Improvement of GEMINI dedicated readout system (Detector Chip Modules and Mother Board) Double the channel per card (32 instead of 16) Setting up an irradiation test to verify rad-hardness

Download ppt "Design & Development of an Integrated Readout System for Triple-GEM Detectors Alessandro PEZZOTTA III Year PhD Seminar, Cycle XXVIII 22 September 2015."

Similar presentations

CMOS Comparator Data Converters Comparator Professor Y. Chiu

CMOS Comparator Data Converters Comparator Professor Y. Chiu
Electronics for large LAr TPC’s F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, 13-14 March 2006.

Electronics for large LAr TPC’s F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, March 2006.
E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.

E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,

Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
HCC Analog Monitor HCC Design Review April 24, 2014 Mitch Newcomer Nandor Dressnandt Aditya Narayan Amogh Halergi Dawei Zhang* * Original design work 2010-2012.

HCC Analog Monitor HCC Design Review April 24, 2014 Mitch Newcomer Nandor Dressnandt Aditya Narayan Amogh Halergi Dawei Zhang* * Original design work
GEMMA (GEM Mixed-signal Asic): Design & Developing Second Year Ph.D. Activity Report Alessandro PEZZOTTA 26 September 2013 Tutor: Prof. A. Baschirotto.

GEMMA (GEM Mixed-signal Asic): Design & Developing Second Year Ph.D. Activity Report Alessandro PEZZOTTA 26 September 2013 Tutor: Prof. A. Baschirotto.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.

Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.

MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.

5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
Development of novel R/O electronics for LAr detectors 6.10.2006 Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.

Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.

NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.

NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
GOSSIPO-2 chip: a prototype of read-out pixel array featuring high resolution TDC-per-pixel architecture. Vladimir Gromov, Ruud Kluit, Harry van der Graaf.

GOSSIPO-2 chip: a prototype of read-out pixel array featuring high resolution TDC-per-pixel architecture. Vladimir Gromov, Ruud Kluit, Harry van der Graaf.
Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.

Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 

14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.

U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.

Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.

Similar presentations

Ads by Google