Presentation is loading. Please wait.

Presentation is loading. Please wait.

Www.vlsi.itu.edu.tr04.11.2015 1 Very Large Scale Integration II - VLSI II SystemC Gürer Özbek ITU VLSI Laboratories Istanbul Technical University.

Published byMaximilian Gordon Modified over 9 years ago

Similar presentations

Presentation on theme: "Www.vlsi.itu.edu.tr04.11.2015 1 Very Large Scale Integration II - VLSI II SystemC Gürer Özbek ITU VLSI Laboratories Istanbul Technical University."— Presentation transcript:

1 www.vlsi.itu.edu.tr04.11.2015 1 Very Large Scale Integration II - VLSI II SystemC Gürer Özbek ITU VLSI Laboratories Istanbul Technical University

2 www.vlsi.itu.edu.tr Outline Design of Big Digital Systems SystemC SystemC Fundamentals Coding Examples Conclusion 04.11.2015 2

3 www.vlsi.itu.edu.tr Design of Big Digital Systems Old Way – Hardware-like C/C++ Model – Simulated and – Given to Hardware Designers – Hardware Designers write VHDL/Verilog Model – Simulated and compared with C model – Synthesized 04.11.2015 3

4 www.vlsi.itu.edu.tr Design of Big Digital Systems Drawbacks of Old Way – Different Flow – Different Library – System Designers don’t know VHDL/Verilog – Hardware Designers don’t understand system design 04.11.2015 4

5 www.vlsi.itu.edu.tr Design of Big Digital Systems Desired Way – Single Model – Suitable for System-Level Modeling – Synthesizable – No manual conversion – and Synopsys Creates SystemC 04.11.2015 5

6 www.vlsi.itu.edu.tr SystemC What – Subset of C++: Class library Importance – Enables hardware and software co-design Advantages – More hardware-like wrt C/C++ – More system-level wrt VHDL/Verilog 04.11.2015 6

7 www.vlsi.itu.edu.tr SystemC Advantages (Cont’d) – Open Source – Runs on both C compilers & (most) HDL tools – Many abstraction levels from system level to cycle-accurate RTL – Rich set of data types and specifications – Brings new concepts to system-level modeling: Powersim 04.11.2015 7

8 www.vlsi.itu.edu.tr SystemC Fundamentals – Design Entity: SC_MODULE – Ports – Signals – Module Instantiation – Processes – Clocks – Data Types – Operators 04.11.2015 8

9 www.vlsi.itu.edu.tr SystemC Fundamentals Design Entity: SC_MODULE – Class in C++ – Building blocks of the design – Divide and Conquer – Like Module in Verilog 04.11.2015 9

10 www.vlsi.itu.edu.tr SystemC Fundamentals Design Entity: SC_MODULE SC_MODULE(module_name) { // Ports declaration // Signals declaration // Module constructor : SC_CTOR // Process constructors and sensitivity list // SC_METHOD // Sub-Modules creation and port mappings // Signals initialization // Process definition }; 04.11.2015 10

11 www.vlsi.itu.edu.tr SystemC Fundamentals Ports – Defines interface of the module SC_MODULE(module_name) { sc_in in1, in2; sc_out out1, out2; sc_inout inout1, inout2; //… }; 04.11.2015 11

12 www.vlsi.itu.edu.tr SystemC Fundamentals Signals – Carries information within a module SC_MODULE(module_name) { //ports declaration sc_signal s1,s2,s3; SC_CTOR(module_name) { //module instances that connect to signals } }; 04.11.2015 12

13 www.vlsi.itu.edu.tr SystemC Fundamentals Module Instantiation – Submodules that called in a module SC_MODULE(module_name) { //ports declaration //signal decletation SC_CTOR(module_name) { Module_Type submodule1 (“label1”); Module_Type submodule2 (“label2”); submodule1.x(in1); submodule1.y(s1);//equivalent to submodule1 << in1 << s1; submodule2.x(s1); submodule2.y(out1); //equivalent to submodule2 << s1 << out1; } }; 04.11.2015 13

14 www.vlsi.itu.edu.tr SystemC Fundamentals Processes – Functions of the Classes – Defines Functionality – Three types: SC_METHOD (Combinational) SC_THREAD (Testing) SC_CTHREAD (Sequential) 04.11.2015 14

15 www.vlsi.itu.edu.tr SystemC Fundamentals METHOD Processes – Models Combinational Logic – Triggered with what it is sensitive for – Cannot store data between invocations 04.11.2015 15 SC_MODULE(module_name) { //ports declaration //signal declaration SC_CTOR(module_name) { SC_METHOD (process_name); sensitive << in1 << in2 << in3; } //… Void process_name() { out.write = in1.read() + in2.read() - in3.read(); } };

16 www.vlsi.itu.edu.tr SystemC Fundamentals THREAD Processes – Models functionality of testbench – Triggered with what it is sensitive for – Stores data between invocations – Suspendable with wait() – Reactivated with input change 04.11.2015 16 SC_MODULE(module_name) { //ports declaration //signal declaration SC_CTOR(module_name) { SC_THREAD (process_name); sensitive << in; // or nothing } //… Void process_name() { a_t = 12; b_t = 15; c_t = 11; wait(); //... } };

17 www.vlsi.itu.edu.tr SystemC Fundamentals CTHREAD Processes – Models functionality of sequential circuit – Triggered with a clock edge – Stores data between invocations – Suspendable with wait() – Reactivated with a clock edge 04.11.2015 17 SC_MODULE(module_name) { //ports declaration //signal declaration SC_CTOR(module_name) { SC_CTHREAD (process_name, clock_name.pos()); } //… Void process_name() { out.write = in.read(); out_n.write = ~in.read(); } };

18 www.vlsi.itu.edu.tr SystemC Fundamentals Clocks – Triggers SC_CTHREAD processes 04.11.2015 18 sc_clock clock_name(“clock_label”, period, duty_ratio, delay, initial_value);

19 www.vlsi.itu.edu.tr SystemC Fundamentals Data Types – sc_bit, sc_logic: 0/10/1/X/Z – sc_int, sc_uint :1-64 bits – sc_bigint, sc_biguint :arbitrary size (>64) – sc_fixed, sc_ufixed:fixed point – sc_bv, sc_lv:vector form – And All C/C++ Data Types 04.11.2015 19

20 www.vlsi.itu.edu.tr Bitwise& (and)| (or)^ (xor)~ (not) Assignment=&=|=^= Equality==!= SystemC Fundamentals Operators for bits & logic 04.11.2015 20

21 www.vlsi.itu.edu.tr Bitwise~&|^>><< Arithmetics+-*/% Assignement=+=-=*=/=%=&=|=^= Equality==!= Relational<<=>>=>= Auto-Inc/Dec++-- Bit selection[x] ex: mybit = myint[7] Part selectrange() ex: myrange = myint.range(7,4) Concatenation(,) ex: intc = (inta, intb); SystemC Fundamentals Operators for fixed point types 04.11.2015 21

22 www.vlsi.itu.edu.tr SystemC Fundamentals Operators for vectors – Just assign “=” To a value To/from integer To/from sc_bv and sc_lv – Functions Reduction: and_reduction() or_reduction() xor_reduction() Conversion: to_string() 04.11.2015 22

23 www.vlsi.itu.edu.tr Coding Examples sc_bit x; sc_bv y; sc_bv z; sc_bv databus; sc_logic result; x = y[6]; y = z.range(0,7); result = databus.or_reduce(); cout << “bus = ” << databus.to_string(); 04.11.2015 23

24 www.vlsi.itu.edu.tr Coding Examples 1-bit adder #include "systemc.h" SC_MODULE (BIT_ADDER) { sc_in a, b, cin; sc_out sum, cout; SC_CTOR(BIT_ADDER) { SC_METHOD (process); sensitive << a << b << cin; } 04.11.2015 24 void process() { sc_logic aANDb,aXORb,cinANDaXORb; aANDb = a.read() & b.read(); aXORb = a.read() ^ b.read(); cinANDaXORb = cin.read() & aXORb; sum = aXORb ^ cin.read(); cout = aANDb | cinANDaXORb; } };

25 www.vlsi.itu.edu.tr Coding Examples Testbench #include "systemc.h" SC_MODULE (testbench) {sc_out A_p,B_p,CIN_p; sc_in SUM_p,COUT_p; SC_CTOR (testbench) { SC_THREAD (process); } void print() { cout << "At time " << sc_time_stamp() << "::"; cout << "(a,b,carry_in): "; cout << A_p.read() << B_p.read() << CIN_p.read(); cout << " (sum,carry_out): " << SUM_p.read(); cout << COUT_p.read() << endl; } 04.11.2015 25 void process() { //Case 1 A_p = SC_LOGIC_0; B_p = SC_LOGIC_0; CIN_p = SC_LOGIC_0; wait (5, SC_NS);//wait to set assert ( SUM_p == SC_LOGIC_0 ); assert ( COUT_p == SC_LOGIC_0 ); wait (10, SC_NS); print(); //Case 2 //… print(); sc_stop(); }

26 www.vlsi.itu.edu.tr Coding Examples Main function #include "add1.cpp" #include "add1_tst.cpp" int sc_main(int argc, char* argv[]) { sc_signal A_s,B_s,CIN_s,SUM_s,COUT_s; BIT_ADDER adder1("BitAdder1"); adder1 << A_s << B_s << CIN_s << SUM_s << COUT_s; testbench test1("TestBench1"); test1 << A_s << B_s << CIN_s << SUM_s << COUT_s; sc_start(200,SC_NS); return(0); } 04.11.2015 26

27 www.vlsi.itu.edu.tr Coding Examples Simulation Output At time 15 ns::(a,b,carry_in): 000 (sum,carry_out): 00 At time 30 ns::(a,b,carry_in): 001 (sum,carry_out): 10 At time 45 ns::(a,b,carry_in): 101 (sum,carry_out): 01 … OR, 04.11.2015 27

28 www.vlsi.itu.edu.tr Summary Is a C++ Class Library Brings C/C++ and VHDL/Verilog together Eases Designing Process Less people use it Still more work to do Better tools are necessary We will wait and see… 04.11.2015 28

29 www.vlsi.itu.edu.tr References Stephen A. Edwards, (2001), SystemC, retrieved from: www.cs.columbia.edu/~sedwards/classes/2001/w4995- 02/presentations/systemc.ppt www.cs.columbia.edu/~sedwards/classes/2001/w4995- 02/presentations/systemc.ppt Silvio Veloso, SystemC Tutorial, retrieved from: www.weblearn.hs- bremen.de/risse/RST/WS03/SystemC/Tutorial.pptwww.weblearn.hs- bremen.de/risse/RST/WS03/SystemC/Tutorial.ppt John Moondanos, SystemC Tutorial, retrived from: http://embedded.eecs.berkeley.edu/research/hsc/class/ee249/lecture s/l10-SystemC.pdf http://embedded.eecs.berkeley.edu/research/hsc/class/ee249/lecture s/l10-SystemC.pdf 04.11.2015 29

30 www.vlsi.itu.edu.tr References Giammarini, M.; Conti, M.; Orcioni, S.;, "System-level energy estimation with Powersim," Electronics, Circuits and Systems (ICECS), 2011 18th IEEE International Conference on, vol., no., pp.723-726, 11-14 Dec. 2011 doi: 10.1109/ICECS.2011.6122376 Vahid, F., SystemC Simulation Tutorial. retrieved from http://www.cs.ucr.edu/~vahid/sproj/SystemCLab/lab1a.htm http://www.cs.ucr.edu/~vahid/sproj/SystemCLab/lab1a.htm VHDL to SystemC Converter. retrieved from http://www.ht- lab.com/freeutils/vh2sc/vh2sc.htmlhttp://www.ht- lab.com/freeutils/vh2sc/vh2sc.html 04.11.2015 30

Download ppt "Www.vlsi.itu.edu.tr04.11.2015 1 Very Large Scale Integration II - VLSI II SystemC Gürer Özbek ITU VLSI Laboratories Istanbul Technical University."

Similar presentations

The Verilog Hardware Description Language

The Verilog Hardware Description Language
Chap. 6 Dataflow Modeling

Chap. 6 Dataflow Modeling
Chapter 11 Verilog HDL Application-Specific Integrated Circuits Michael John Sebastian Smith Addison Wesley, 1997.

Chapter 11 Verilog HDL Application-Specific Integrated Circuits Michael John Sebastian Smith Addison Wesley, 1997.
Verilog Intro: Part 1.

Verilog Intro: Part 1.
1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.
 HDLs – Verilog and Very High Speed Integrated Circuit (VHSIC) HDL  „ Widely used in logic design  „ Describe hardware  „ Document logic functions.

 HDLs – Verilog and Very High Speed Integrated Circuit (VHSIC) HDL  „ Widely used in logic design  „ Describe hardware  „ Document logic functions.
Chapter 3 : Combination and Sequential Circuits Modeling.

Chapter 3 : Combination and Sequential Circuits Modeling.
Chapter 9: Hardware Description Languages

Chapter 9: Hardware Description Languages
Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 15: SystemC (3/3) Prof. Sherief Reda Division of.

Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 15: SystemC (3/3) Prof. Sherief Reda Division of.
Copyright © 2001 Stephen A. Edwards All rights reserved SystemC Prof. Stephen A. Edwards.

Copyright © 2001 Stephen A. Edwards All rights reserved SystemC Prof. Stephen A. Edwards.
Reconfigurable Computing (EN2911X, Fall07) Lecture 05: Verilog (1/3) Prof. Sherief Reda Division of Engineering, Brown University

Reconfigurable Computing (EN2911X, Fall07) Lecture 05: Verilog (1/3) Prof. Sherief Reda Division of Engineering, Brown University
Chapter 2 : Data types. Extension Data Type Overview NameDescription sc_bitsingle bit with two values, ‘0’ and ‘1’ sc_bv Arbitrary width bit vector sc_logicSignle.

Chapter 2 : Data types. Extension Data Type Overview NameDescription sc_bitsingle bit with two values, ‘0’ and ‘1’ sc_bv Arbitrary width bit vector sc_logicSignle.
Copyright © 2001 Stephen A. Edwards All rights reserved SystemC Prof. Stephen A. Edwards.

Copyright © 2001 Stephen A. Edwards All rights reserved SystemC Prof. Stephen A. Edwards.
Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 14: SystemC (2/3) Prof. Sherief Reda Division of.

Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 14: SystemC (2/3) Prof. Sherief Reda Division of.
Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 13: SystemC (1/3) Prof. Sherief Reda Division of.

Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 13: SystemC (1/3) Prof. Sherief Reda Division of.
Lecture 7 Verilog Additional references Structural constructs

Lecture 7 Verilog Additional references Structural constructs
Yoshinori Takeuchi Osaka University 1MPSoC 2009. Osaka University  Expansion of multi-functional portable multimedia devices requires high performance.

Yoshinori Takeuchi Osaka University 1MPSoC Osaka University  Expansion of multi-functional portable multimedia devices requires high performance.
SystemC: Introduction. SystemC  A C++ based class library and design environment for system-level design.  Suitable for functional description that.

SystemC: Introduction. SystemC  A C++ based class library and design environment for system-level design.  Suitable for functional description that.
1 Advanced Computer Architecture 5MD00 / 5Z032 SystemC Henk Corporaal 2007.

1 Advanced Computer Architecture 5MD00 / 5Z032 SystemC Henk Corporaal 2007.
From Scenic to SystemC Mehrdad Abutalebi. Outline Introducing Scenic Scenic Implementation Modeling Reactivity A Simple example From Scenic to SystemC.

From Scenic to SystemC Mehrdad Abutalebi. Outline Introducing Scenic Scenic Implementation Modeling Reactivity A Simple example From Scenic to SystemC.

Similar presentations

Ads by Google