Presentation is loading. Please wait.

Presentation is loading. Please wait.

12/8/2009 Iowa State University EE491 - Senior Design I.

Similar presentations


Presentation on theme: "12/8/2009 Iowa State University EE491 - Senior Design I."— Presentation transcript:

1 12/8/2009 Iowa State University EE491 - Senior Design I

2  International collaboration  Product conceptualization & specification in addition to design  Integrated circuit (IC) rather than system design  Research-orientated objectives

3  Design an integrated circuit (IC) for testing activities related to Iowa State University research activities in the area of thermal measurement and management for high- performance chips  Research in this area is being conducted by Dr. Randy Geiger and Dr. Degang Chen and members of their research group

4  Experimental activities related to this research have not been specifically planned  Part of our job has been to anticipate the type of tests for which the IC might be used  Flexibility and configurability are key features of the solution we have proposed  In preparation for the design, we imagined possible tests scenarios in detail and discussed them with the research team

5 1. Evaluation of existing or novel analog temperature sensing circuits 2. Study of failure mechanisms affecting the long-term reliability of high-performance chips 3. Development of dynamic thermal management strategies taking advantage of the products of items (1) and (2)

6  Flexibility can be achieved by realizing complex testing functionality on a programmable external controller  The IC itself allows test measurements to be taken and experimental conditions to be set while the controller manages these operations according to the specific test being conducted

7

8

9

10  ‘Divide-and-conquer’  Top-down design methodology  Levels of design  Behavioral (Verilog, Verilog-A)  Transistor level (schematic)  Layout (mask description)  All descriptions (and documentation) are organized in Cadence design environment  Shared library

11  Based around January 20 th submission deadline for MOSIS educational program  Very aggressive!

12  Design & fabrication are separated in modern integrated circuit operations  Design itself is really a software task, resources include:  Software tools (Cadence front-to-back tool-set, ModelSim, etc.)  Engineering labor

13 Team Member HoursHourly RateTotal Cost Emmanuel600$30$18,000 Josh400$30$12,000 Karl600$30$18,000 TOTAL$48,000 Table 7 - Labor costs for team members (September 2009 - April 2010)

14  Aggressive schedule, tight deadline  Risk of not meeting deadline  In this case, our product cannot be used for research or its use may be delayed  Near-impossibility of modification after fabrication  Statistical variations in the fabrication process  Oversights in verification

15  Any questions?  Details about sub-blocks?

16

17  Research centers around compact, low power designs  Most temperature sensors in this category are based off of a view basic architectures  Many details of their performance and operation on not well understood!

18

19

20


Download ppt "12/8/2009 Iowa State University EE491 - Senior Design I."

Similar presentations


Ads by Google