Presentation is loading. Please wait.

Presentation is loading. Please wait.

First time common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Frank Winkler, Humboldt University of.

Published byErick Wood Modified over 9 years ago

Similar presentations

Presentation on theme: "First time common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Frank Winkler, Humboldt University of."— Presentation transcript:

1 First time common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Frank Winkler, Humboldt University of Berlin Heinz-Volker Heyer, Kayser-Threde GmbH Frank Herzel, Innovation High Performance (IHP) GmbH Bénédicte-Marie Folio, Boris Glass, Christine Miquel, European Space Agency (ESA/ESTEC) AMICSA 2008, Portugal 1

2 Outline Introduction ECL Synthesis BiCMOS local oscillator (LO) Digital mixed mode simulation Results Conclusion AMICSA 2008, Portugal 2 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions

3 Introduction - Local Oscillators are fundamental building blocks in any wireless system - One of the most challenging RF components to integrate on-chip is a high quality frequency synthesizer - multi-standard systems further increases the complexity - Wireless standards are usually planned around specific crystal or reference frequencies - Challenge: on-chip Local Oscillator (LO) to achieve the channel spacing required for any other standard - LO for frequencies about 10 GHz needs both analog and digital CMOS and ECL parts. - Problem: a long time analog simulation of those chips is not applicable! AMICSA 2008, Portugal 3 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions

4 Local Oscillator LO - 8.5 … 11.5 GHz Local Oscillator (LO) - 100 MHz reference frequency - SPI programmable - IHP SGB25 0.25 µm technology - CMOS parts - ECL parts - BiCMOS analog parts - on-chip solution AMICSA 2008, Portugal 4 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions

5 Local Oscillator overview AMICSA 2008, Portugal 5 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions

6 Local Oscillator test: CMOS, ECL, BiCMOS parts AMICSA 2008, Portugal 6 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions

7 Local Oscillator layout - different designs parts: analog, digital - challenge: common ECL/CMOS/IO digital cell simulation AMICSA 2008, Portugal 7 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions Analog partsCMOS part ECL partsCMOS I/O cells

8 ECL Synthesis - ECL (emitter couped logic) allows 3 to 10 times higher frequencies than CMOS using the same technology - There is a new ECL SGB25 library available at IHP - It supports full-differential signalling - But: synthesis tools (like Synopsys ®) does not support the differential signalling of the new library - New solution: 2 step ECL synthesis: - Step 1: single ended signalling synthesis - Step 2: converting to a differential design - Benefits: Using ECL-to-CMOS and CMOS-to-ECL converters, ECL single ended signalling is compatible to CMOS signalling. This allows a mixed mode ECL/CMOS digital simulation. AMICSA 2008, Portugal 8 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions

9 ECL Synthesis VHDL Code (fragment)  ECL single ended netlist AMICSA 2008, Portugal 9 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions Stage0: process(Clk, Init) begin if Init = '1' then Count(0) <= '0'; elsif Clk'event and Clk = '1' then if (Clk_fb = '0' and Div_ctrl = '1') then Count(0) <= '0'; -- divide by 5 else Count(0) <= '1'; -- divide by 4: end if; end process; Example 1: the dual modulus 4/5 divider of the LO

10 ECL Synthesis AMICSA 2008, Portugal 10 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions Example 2: The programmable ECL divider of the LO 166.800 µm², 312 mW, 88 cells,

11 Mixed Mode Simulation AMICSA 2008, Portugal 11 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions SPI initialized Clk_fb_out changing (65 to 130 MHz) ECL signalsVCO Clock CMOS signals

12 Results AMICSA 2008, Portugal 12 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions (* marks detected flipflop setup/hold time violations) 1 ms simulation @ 6 (12) GHz = 6 024 096 385 clock observations Improvement suggestion after simulation: Design works after adding of a clock buffer up to 14 GHz

13 Results AMICSA 2008, Portugal 13 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions Statistical frequency analysis of the LO output signal (271423 single periods during 1 ms simulation time)

14 Results AMICSA 2008, Portugal 14 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions ECL layout (Thanks to IMST GmbH Germany)

15 Conclusions - A new on-chip mixed mode local oscillator up to 12 GHz - BiCMOS analog parts - First full HDL synthesized ECL Parts - First common ECL/CMOS simulation AMICSA 2008, Portugal 15 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions

16 Thank you! AMICSA 2008, Portugal 16 Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions

17 Humboldt-Universität zu Berlin Institut für Informatik Dr.-Ing. Frank Winkler, fwinkler@informatik.hu-berlin.de AMICSA 2008, Portugal - Common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Outline · Introduction · Local Oscillator · ECL Synthesis · Mixed Mode Simulation · Results · Conclusions Kayser Threde GmbH München Dipl.-Ing. Heinz-Volker Heyer heinz-volker.heyer@kayser-threde.com

Download ppt "First time common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Frank Winkler, Humboldt University of."

Similar presentations

Z. Stamenković 1, M. Giles 2, and F. Russi 2 1 IHP GmbH, Frankfurt (Oder), GERMANY 2 Synopsys Inc., Mountain View, CA, USA 13th IEEE European Test Symposium,

Z. Stamenković 1, M. Giles 2, and F. Russi 2 1 IHP GmbH, Frankfurt (Oder), GERMANY 2 Synopsys Inc., Mountain View, CA, USA 13th IEEE European Test Symposium,
Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.

Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.

NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.
WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.
Electronics’2004, Sozopol, September 23 Design of Mixed Signal Circuits and Systems for Wireless Applications V. LANTSOV, Vladimir State University

Electronics’2004, Sozopol, September 23 Design of Mixed Signal Circuits and Systems for Wireless Applications V. LANTSOV, Vladimir State University
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,

RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,
History TTL-logic PAL (Programmable Array Logic)

History TTL-logic PAL (Programmable Array Logic)
Huffman Encoder Project. Howd - Zur Hung Eric Lai Wei Jie Lee Yu - Chiang Lee Design Manager: Jonathan P. Lee Huffman Encoder Project Final Presentation.

Huffman Encoder Project. Howd - Zur Hung Eric Lai Wei Jie Lee Yu - Chiang Lee Design Manager: Jonathan P. Lee Huffman Encoder Project Final Presentation.
Counters Discussion D5.3 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.

Counters Discussion D5.3 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.
1 Programmed the Oscillators to give an output frequency of 865/2350 MHz. Programmed the Oscillators to give an output frequency of 865/2350 MHz. Mixed.

1 Programmed the Oscillators to give an output frequency of 865/2350 MHz. Programmed the Oscillators to give an output frequency of 865/2350 MHz. Mixed.
1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.

1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.
San Jose State University Department of Electrical Engineering 4-BIT SERIAL TO PARALLEL CONVERTER EE 166, CMOS DIGITAL INTEGRATED CIRCUIT FINAL PROJECT.

San Jose State University Department of Electrical Engineering 4-BIT SERIAL TO PARALLEL CONVERTER EE 166, CMOS DIGITAL INTEGRATED CIRCUIT FINAL PROJECT.
1 32-bit parallel load register with clock gating ECE Department, 200 Broun Hall, Auburn University, Auburn, AL 36849, USA Lan Luo ELEC.

1 32-bit parallel load register with clock gating ECE Department, 200 Broun Hall, Auburn University, Auburn, AL 36849, USA Lan Luo ELEC.
Advanced FPGA Based System Design Lecture-5-6 Introduction to VHDL By: Dr Imtiaz Hussain 1.

Advanced FPGA Based System Design Lecture-5-6 Introduction to VHDL By: Dr Imtiaz Hussain 1.
ALL-DIGITAL PLL (ADPLL)

ALL-DIGITAL PLL (ADPLL)
Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab. 2002-10-9.

Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab
Flow sensor circuitry Eduard Stikvoort 00/1A The work was done in Philips Reaearch Eindhoven.

Flow sensor circuitry Eduard Stikvoort 00/1A The work was done in Philips Reaearch Eindhoven.
Digital Design Strategies and Techniques. Analog Building Blocks for Digital Primitives We implement logical devices with analog devices There is no magic.

Digital Design Strategies and Techniques. Analog Building Blocks for Digital Primitives We implement logical devices with analog devices There is no magic.

Similar presentations

Ads by Google