Presentation is loading. Please wait.

Presentation is loading. Please wait.

PL - Day 1 Answers - slide 1 Rules of the Game Presenter is truly god-like in his infinite wisdom. What he says is the way it is! Each team will have a.

Published byKory Porter Modified over 9 years ago

Similar presentations

Presentation on theme: "PL - Day 1 Answers - slide 1 Rules of the Game Presenter is truly god-like in his infinite wisdom. What he says is the way it is! Each team will have a."— Presentation transcript:

1 PL - Day 1 Answers - slide 1 Rules of the Game Presenter is truly god-like in his infinite wisdom. What he says is the way it is! Each team will have a chance to answer in turn. If no one from team can answer, opposing team will have a chance to answer. Bonus questions (yellow or red) go to first hand up. Normal questions are worth +/- 1 point. Correct answer adds 1 to team tally. Incorrect answer deducts 1 from team tally. Yellow questions are worth +2/-1 point. Red questions are worth +3/-0 point.

2 PL - Day 1 Answers - slide 2 Architecture A CPLD is simply described as a chip with interconnected multiple PAL devices. (True/False)

3 PL - Day 1 Answers - slide 3 Architecture A CPLD is simply described as a chip with interconnected multiple PAL devices. True

4 PL - Day 1 Answers - slide 4 Misc What is Spock's father's name?

5 PL - Day 1 Answers - slide 5 Misc What is Spock's father's name? Sarek

6 PL - Day 1 Answers - slide 6 Optimized Pin-Locking Y Z How many product terms is the Y output using?

7 PL - Day 1 Answers - slide 7 Optimized Pin-Locking Z 2 How many product terms is the Y output using? Answer: 2 Y

8 PL - Day 1 Answers - slide 8 Architecture 2 Points List three applications well suited to Xilinx CPLDs.

9 PL - Day 1 Answers - slide 9 Architecture 2 points List three applications well suited to Xilinx CPLDs. –Wide functions (high fan-in) –Fast arithmetic –Complex counters –Complex state machines –PAL/GAL or TTL integration –Non-volatile

10 PL - Day 1 Answers - slide 10 Optimized Pin-Locking Y Z How many product terms is the Z output using?

11 PL - Day 1 Answers - slide 11 Optimized Pin-Locking A B C Z 3 8 13 18 5 How many product terms is the Z output using? Answer: 18

12 PL - Day 1 Answers - slide 12 Architecture Does a XC9500 need to be re-programmed after power- down?

13 PL - Day 1 Answers - slide 13 Architecture Does a XC9500 need to be re-programmed after power- down? No

14 PL - Day 1 Answers - slide 14 Misc What were the relative dimensions of the obelisk in "2001 a space oddessy"?

15 PL - Day 1 Answers - slide 15 Misc What were the relative dimensions of the obelisk in "2001 a space oddessy"? 1 X 4 X 9 ( X 16 X 25 X.....)

16 PL - Day 1 Answers - slide 16 Fitter Report and the Timing Analyzer Whether or not the Pin Feedback option was used will be provided in the Fitter Report. (True/False)

17 PL - Day 1 Answers - slide 17 Fitter Report and the Timing Analyzer Whether or not the Pin Feedback option was used will be provided in the Fitter Report. –True

18 PL - Day 1 Answers - slide 18 Fitter Report and the Timing Analyzer The performance of a design can be found in which report? aPerformance report generated by the Timing Analyzer bFitter Report cPost Layout Timing Report dboth A and C eall of the above

19 PL - Day 1 Answers - slide 19 Fitter Report and the Timing Analyzer The performance of a design can be found in which report? Performance report generated by the Timing Analyzer Fitter Report Post Layout Timing Report eboth A and C

20 PL - Day 1 Answers - slide 20 Optimized Pin-Locking Bonus 3-part 3 Points Y Z What is the longest Path?

21 PL - Day 1 Answers - slide 21 Optimized Pin-Locking Bonus 3 Points A B C Z What is the longest Path? Answer: From A,B, or C to Z For this path, how many cascade delays are in the worst case path? How much delay for a XC9536-5?? Y

22 PL - Day 1 Answers - slide 22 Optimized Pin-Locking Bonus 3 Points A B C Z What is the longest Path? From A,B, or C to Z For this path, how many cascade delays are in the worst case path? How much delay for a XC9536-5?? 2 cascades ie. +2nS worst case Y

23 PL - Day 1 Answers - slide 23 Misc What was the name of Garfield’s Teddy Bear?

24 PL - Day 1 Answers - slide 24 Misc What was the name of Garfield’s Teddy Bear? Pookie

25 PL - Day 1 Answers - slide 25 CPLD Design Manager The Post Layout Timing Report provides detailed information on the Timing Specifications associated with the project.

26 PL - Day 1 Answers - slide 26 CPLD Design Manager The Post Layout Timing Report provides detailed information on the Timing Specifications associated with the project. (True/False) – False

27 PL - Day 1 Answers - slide 27 Misc What is the speed of light?

28 PL - Day 1 Answers - slide 28 Misc What is the speed of light in a vacuum? 186,000 miles per second 3 X 10^8 meters per second 3 X 10^10 centimeters per second

29 PL - Day 1 Answers - slide 29 CPLD Design Manager The primary source of information about a design is contained in the ________

30 PL - Day 1 Answers - slide 30 CPLD Design Manager The primary source of information about a design is contained in the ________ – Fitting Report

31 PL - Day 1 Answers - slide 31 Misc Name George Lucas' first three movies in order.

32 PL - Day 1 Answers - slide 32 Misc Name George Lucas' first three movies in order THX1138, American Graffiti, Star Wars

33 PL - Day 1 Answers - slide 33 Fitter Report and the Timing Analyzer The performance reported by the Timing Analyzer are worst case delays. (True/False)

34 PL - Day 1 Answers - slide 34 Fitter Report and the Timing Analyzer The performance reported by the Timing Analyzer are worst case delays. –True

35 PL - Day 1 Answers - slide 35 Implementation Options Using the Local I/O Pin Feedback option can route an output signal to another function block. It does not route through the Switch Matrix. (True/False)

36 PL - Day 1 Answers - slide 36 Implementation Options Using the Local I/O Pin Feedback option can route an output signal to another function block, and does not route through the Switch Matrix. True

37 PL - Day 1 Answers - slide 37 Misc What is Avagadro's number? Note: Also the # of “standard” peas to fill the state of Penn to 1 ft. Hence the “pea foot Pennsylvania”

38 PL - Day 1 Answers - slide 38 Misc What is Avagadro's number? A mole equal to 6.022 X 10^23 molecules.

39 PL - Day 1 Answers - slide 39 Bonus Question Which document lists the current simulation vendors and contacts?

40 PL - Day 1 Answers - slide 40 Bonus Question Which document lists the current simulation vendors and contacts? –XCELL Quarterly Journal, available on the WEB

41 PL - Day 1 Answers - slide 41 Reports How can a user determine the location of a borrowed product term?

42 PL - Day 1 Answers - slide 42 Fitting Report How can a user determine the location of a borrowed product term? Top of FB report section of Fitting Report

43 PL - Day 1 Answers - slide 43 Optimizing The I/O pad associated with a signal that uses the Local I/O Pin Feedback option cannot be used for an ______. AInput BOutput CInput or an Output

44 PL - Day 1 Answers - slide 44 Optimizing The I/O pad associated with a signal that uses the Local I/O Pin Feedback option cannot be used for an ______. A Input BOutput CInput or an Output

45 PL - Day 1 Answers - slide 45 Optimizing The Local Macrocell Feedback option is faster than the I/O Pin Feedback option, but can only feedback into the _______.

46 PL - Day 1 Answers - slide 46 Optimizing The Local Macrocell Feedback option is faster than the I/O Pin Feedback option, but can only feedback into the _______. Same Function Block

47 PL - Day 1 Answers - slide 47 Misc What is the name of Dilbert’s Dog?

48 PL - Day 1 Answers - slide 48 Misc What is the name of Dilbert’s Dog? Dogbert

49 PL - Day 1 Answers - slide 49 Optimizing Bonus 2 Points A critical path in a design uses 20 product terms. The Product Term Collapsing Limit should be (raised/lowered) from the default setting to get better performance.

50 PL - Day 1 Answers - slide 50 Optimizing Bonus 2 points A critical path in a design uses 20 product terms. The Product Term Collapsing Limit should be (raised/lowered) from the default setting to get better performance. Raised (default is 20 ie. Max)

51 PL - Day 1 Answers - slide 51 Optimizing Bonus 3 Points Flat Logic (Parallel) is tends to create dense logic structures. (True/False)? Why?

52 PL - Day 1 Answers - slide 52 Optimizing Bonus 3 Points Flat Logic (Parallel) is tends to create dense logic structures. (True/False)? Why? False Flat logic tends to have repetition of terms, but is typically faster.

53 PL - Day 1 Answers - slide 53 Programming Bonus 3 Points If a designer is going to have a JTAG chain with several XC9500 devices, which download cable should be used?

54 PL - Day 1 Answers - slide 54 Programming Bonus 3 points If a designer is going to have a JTAG chain with several XC9500 devices, which download cable should be used? Parallel

55 PL - Day 1 Answers - slide 55 Misc What was different about title sequence of the pilot episode of Star Trek “The Menagerie” that was changed for the first episode?

56 PL - Day 1 Answers - slide 56 Misc What was different about title sequence of the pilot episode of Star Trek “The Menagerie” that was changed for the first episode? When the Enterprise speeds by the camera and "Star Trek" appears on the screen in the beginning credits, the craft traveled silently, because it is true in space. The effect was, however, anti-climactic, and although the "whoosh" sound is unrealistic, it creates a great effect and is in every other episode.

Download ppt "PL - Day 1 Answers - slide 1 Rules of the Game Presenter is truly god-like in his infinite wisdom. What he says is the way it is! Each team will have a."

Similar presentations

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
PIC Programming with Logicator

PIC Programming with Logicator
Programmable Logic Devices

Programmable Logic Devices
PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.

PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.
Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
1 Spring 2007 CSCI 660 CSCI-660 Project Title Project team members’ names.

1 Spring 2007 CSCI 660 CSCI-660 Project Title Project team members’ names.
1 Lecture 11: Digital Design Today’s topics:  Evaluating a system  Intro to boolean functions.

1 Lecture 11: Digital Design Today’s topics:  Evaluating a system  Intro to boolean functions.
Programmable logic and FPGA

Programmable logic and FPGA
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.
1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.

1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.
Adv. Digital Circuit Design

Adv. Digital Circuit Design
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.

Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
1 DIGITAL DESIGN I DR. M. MAROUF FPGAs AUTHOR J. WAKERLY.

1 DIGITAL DESIGN I DR. M. MAROUF FPGAs AUTHOR J. WAKERLY.
The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.

The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.
8/20/2015 1 Signals in 90 Minutes Dick Johannes June 17, 2011.

8/20/ Signals in 90 Minutes Dick Johannes June 17, 2011.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
EET 252 Unit 4 Programmable Logic: SPLDs & CPLDs  Read Floyd, Sections 11-1 to 11-4.  Study Unit 4 e-Lesson.  Do Lab #4.  Homework #4 and Lab #4 due.

EET 252 Unit 4 Programmable Logic: SPLDs & CPLDs  Read Floyd, Sections 11-1 to  Study Unit 4 e-Lesson.  Do Lab #4.  Homework #4 and Lab #4 due.
© 2003 Xilinx, Inc. All Rights Reserved Reading Reports Xilinx: This module was completely redone. Please translate entire module Some pages are the same.

© 2003 Xilinx, Inc. All Rights Reserved Reading Reports Xilinx: This module was completely redone. Please translate entire module Some pages are the same.

Similar presentations

Ads by Google