Download presentation
Presentation is loading. Please wait.
Published byJeffrey Wiggins Modified over 9 years ago
1
Problems on Terminal Resistances Chapter 5
2
Schedule 153/4TuesdayTerminal Resistance (R B, R C and R E ) L3/4Tuesday small signal model from Cadence, DC bias of an FM transmitter 163/6Thursday Problems dealing with terminal resistance. Common-emitter amplifer [homework assigned], [homework #4 due] 173/11TuesdayDerivation of voltage gain formulas L3/11TuesdayAmplifier gain calculation of an FM transmitter 183/13Thursday Gain calculation of various amplifier topology [homework assigned on chapter 5] 193/18TuesdaySpring break L3/18TuesdaySpring break 203/20ThursdaySpring break 213/25TuesdayMultistage amplifier design, loading effect L3/25TuesdayFM transmitter calculations 223/27ThursdayIntroduction of MOS transistor 234/1TuesdayTest #2, mid-term evaluation
3
BJT & MOS Transistor [Chapter 4,5] [Chapter 6,7]
4
Equivalent Circuit
5
Small Signal Model
6
Three Derivations Eq. 5.162 Eq. 5.198 Eq. 5.291
7
Resistance into the Base (1) Eq. 5.217
8
Resistance into the Base (2) Eq. 5.226
9
Resistance into the Collector (1) Eq. 5.210
10
Resistance into the Collector (2) Ex. 5.25
11
Resistance into the Collector (3) Eq. 5.193
12
Resistance into the Emitter (1) Eq. 5.332
13
Resistance into the Emitter (2) Eq. 5.359
14
Resistance into the Emitter (3) Eq. 5.355
15
Input Resistance Example (1)
16
Input Resistance Example (2) Eq. 5.351
17
Input Resistance Example (3) Eq. 5.351
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.