Download presentation
Presentation is loading. Please wait.
Published byJerome Glenn Modified over 9 years ago
1
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter Ritu Bajpai August 18, 2009
2
Introduction Sequential circuit that goes through a prescribed sequence of states We’ll design binary up-down counter Use T flip flops T flip flop designed by tying the inputs of JK flip flop together
3
Characteristic Table QJKQ(t+1) 0000 0010 0101 0111 1001 1010 1101 1110 QT 000 011 101 110 JK flip-flop T flip-flop
4
JK flip flop NAND LATCH
5
JK flip flop output response
6
4-bit up down binary counter
7
Counter output response
Similar presentations
© 2024 SlidePlayer.com. Inc.
All rights reserved.