Presentation is loading. Please wait.

Presentation is loading. Please wait.

1Security Technology 2007-2007-PICT les 1 ICT Techniek - les 4 - onderwerpen - Digitale techniek 2.

Published byHelena Burns Modified over 9 years ago

Similar presentations

Presentation on theme: "1Security Technology 2007-2007-PICT les 1 ICT Techniek - les 4 - onderwerpen - Digitale techniek 2."— Presentation transcript:

1 1Security Technology 2007-2007-PICT les 1 ICT Techniek - les 4 - onderwerpen - Digitale techniek 2

2 2Security Technology 2007-2007-PICT les 1 mededeling

3 3Security Technology 2007-2007-PICT les 1 Geheugenelementen flipflop met NOR gates a b c d 0 0 0 1 0 0 1 0 0 1 1 0 1 0 0 1 1 1 0 0 re-set (clear) set SR-flipflop race condition

4 4Security Technology 2007-2007-PICT les 1 SR-flip flop met NAND-gates S R Q Q S R Q Q 0 0 1 1 0 1 1 0 1 0 0 1 1 1 0 1 1 1 1 0 set re-set

5 5Security Technology 2007-2007-PICT les 1 Flipflop met stuursignaal (Latch) S R E Q Q D Q Q E E is Enable S R Q 0 0 0 0 0 1 0 1 1 1 0 0 1 1 0 reset set

6 6Security Technology 2007-2007-PICT les 1 D-FlipFlop

7 7Security Technology 2007-2007-PICT les 1 Registers 4-bits register met D-FF (flank gevoelig)

8 8Security Technology 2007-2007-PICT les 1 Schuifregister

9 9Security Technology 2007-2007-PICT les 1 Binaire teller Alle J en K ingangen zijn ‘1’ (toggle) Asynchronous ripple counter

10 10Security Technology 2007-2007-PICT les 1 Asynchronous ripple counter propagation delay

11 11Security Technology 2007-2007-PICT les 1 Codedetector of selector

12 12Security Technology 2007-2007-PICT les 1 Decoder E A B 0 1 2 3 0 X X 0 0 0 0 10 0 1 0 0 0 1 0 1 0 1 0 0 11 0 0 0 1 0 1 1 1 0 0 0 1

13 13Security Technology 2007-2007-PICT les 1 Encoder E 0 1 2 3 A B 0 x x x x 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 x 1 0 0 0 1 1 x x 1 0 1 0 1 x x x 1 1 1

14 14Security Technology 2007-2007-PICT les 1 Multiplexer S A B F 0 x 0 0 0 x 1 1 1 0 x 0 1 1 x 1

15 15Security Technology 2007-2007-PICT les 1 Demultiplexer S A B C 0 0 0 1 1 0 0 0 1 1 1 0

16 16Security Technology 2007-2007-PICT les 1 Comparator

17 17Security Technology 2007-2007-PICT les 1 Comparator

18 18Security Technology 2007-2007-PICT les 1 Pariteitsgenerator

19 19Security Technology 2007-2007-PICT les 1 Adders Half adder

20 20Security Technology 2007-2007-PICT les 1 Full Adder Optelschakeling voor vier bits

21 21Security Technology 2007-2007-PICT les 1 Uitgangschakelingen uit

22 22Security Technology 2007-2007-PICT les 1 Bussen bussignaal zenderontvanger

23 23Security Technology 2007-2007-PICT les 1 Tristate bussignaal E sperren

24 24Security Technology 2007-2007-PICT les 1 Doen n bestudeer paragraaf 4.9 t/m 4.14 maar: van 4.9 alleen D-flipflop, niet 4.10, 4.11.2, 4.12.9, 4.13.1, 4.14 n Maak opgaven 7 en 8 van paragraaf 4.15, volgende week inleveren

Download ppt "1Security Technology 2007-2007-PICT les 1 ICT Techniek - les 4 - onderwerpen - Digitale techniek 2."

Similar presentations

Chapter 4: Combinational Logic

Chapter 4: Combinational Logic
Synchronous Counters with SSI Gates

Synchronous Counters with SSI Gates
EE2420 – Digital Logic Summer II 2013

EE2420 – Digital Logic Summer II 2013
K-Maps, Timing Sequential Circuits: Latches & Flip-Flops Lecture 4 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier,

K-Maps, Timing Sequential Circuits: Latches & Flip-Flops Lecture 4 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier,
1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.

1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.
LOGIC GATES ADDERS FLIP-FLOPS REGISTERS Digital Electronics Mark Neil - Microprocessor Course 1.

LOGIC GATES ADDERS FLIP-FLOPS REGISTERS Digital Electronics Mark Neil - Microprocessor Course 1.
Digital Electronics Course Introduction, Number Systems, Conversion between Bases, and Basic Binary Arithmetic (Lecture #1)

Digital Electronics Course Introduction, Number Systems, Conversion between Bases, and Basic Binary Arithmetic (Lecture #1)
ECE 331 – Digital System Design Flip-Flops and Registers (Lecture #18) The slides included herein were taken from the materials accompanying Fundamentals.

ECE 331 – Digital System Design Flip-Flops and Registers (Lecture #18) The slides included herein were taken from the materials accompanying Fundamentals.
CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.

CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.
Spring 2002EECS150 - Lec14-seq1 Page 1 EECS150 - Digital Design Lecture 14 - Sequential Circuits I (State Elements) March 12, 2002 John Wawrzynek.

Spring 2002EECS150 - Lec14-seq1 Page 1 EECS150 - Digital Design Lecture 14 - Sequential Circuits I (State Elements) March 12, 2002 John Wawrzynek.
11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.

11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Counting with Sequential Logic Experiment 8. Experiment 7 Questions 1. Determine the propagation delay (in number of gates) from each input to each output.

Counting with Sequential Logic Experiment 8. Experiment 7 Questions 1. Determine the propagation delay (in number of gates) from each input to each output.
Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.

Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
Registers and Counters

Registers and Counters
ETE Digital Electronics

ETE Digital Electronics
Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.

Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.
Synchronous Counters.

Synchronous Counters.
ECE2030 Introduction to Computer Engineering Lecture 15: Registers, Toggle Cells, Counters Prof. Hsien-Hsin Sean Lee School of Electrical and Computer.

ECE2030 Introduction to Computer Engineering Lecture 15: Registers, Toggle Cells, Counters Prof. Hsien-Hsin Sean Lee School of Electrical and Computer.

Similar presentations

Ads by Google