Presentation is loading. Please wait.

Presentation is loading. Please wait.

Programmable Logic Devices - I. Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays.

Published byHeather Gordon Modified over 9 years ago

Similar presentations

Presentation on theme: "Programmable Logic Devices - I. Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays."— Presentation transcript:

1 Programmable Logic Devices - I

2 Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays  Programmable Logic Array (PLA)  Realising Logic Functions with PLAs

3 Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays  Programmable Logic Array (PLA)  Realising Logic Functions with PLAs

4 Programmable Logic Devices (1/4)  Programmable Logic Devices (PLDs) are IC chips with internal logic gates connected by electronic fuses.  These fuses can be ‘blown’ (by programming) to obtain different circuit configurations.  Semi-customized chips that give high packing density at reasonable cost.  Three classes of PLDs are :  Programmable Logic Array (PLA)  Programmable Read Only Memory (PROM)  Programmable Array Logic (PAL)

5 Programmable Logic Devices (2/4) Fixed AND array Fused programmable OR array Fuses InputsOutputs Fixed OR array Fused programmable AND array Fuses InputsOutputsInputs Fused programmable OR array Fuses Outputs FusesFused programmable AND array Programmable Read Only Memory (PROM) Programmable Array Logic (PAL) Programmable Logic Array (PLA)

6 Programmable Logic Devices (3/4)  “Programming” an array – blowing the fuses. AA'BB' x1x1 x2x2 x3x3 AA'BB' x 1 = A.B x 2 = A'.B x 3 = A.B' (a) Unprogrammed(b) Programmed Example of a basic AND array

7 Programmable Logic Devices (4/4)  PLDs use diodes. A PN diode is an electronic device formed by creating a junction of two types of semi-conductor materials, p type and n type.  Forward-biased: When p side (anode) is more positive than n side (cathode), it behaves as a closed switch.  Reverse-biased: When cathode is more positive than anode, it behaves as an open circuit. PN AnodeCathode +- +- PN junction diode and schematic symbol. Forward-biased (closed circuit) Reverse-biased (open circuit)

8 Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays  Programmable Logic Array (PLA)  Realising Logic Functions with PLAs

9 PN Diode Operation AB +V A=1B=1 +V A=0B=0 +V (a) (b) (c) (a) With pull-up resistor. (b) Reverse-biased: diode open; B pulled up to 1. (c) Forward-biased: diode shorted, forcing B to 0. (d) With pull-down resistor. (e) Reverse-biased: diode open; B pulled down to 0. (f) Forward-biased: diode shorted, forcing B to 1. PN diode operation for digital applications. AB A=0B=0 A=1B=1 (d) (e) (f)

10 Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays  Programmable Logic Array (PLA)  Realising Logic Functions with PLAs

11 AND Logic Arrays (a) (b) A f(A,B,C) = A.B.C +V B C A=1 f(A,B,C) = 1 +V B=1 C=1 A=0 f(A,B,C) = 0 +V B=1 C=1 A=0 f(A,B,C) = 0 +V B=0 C=1 (c) (d) (a) Basic configuration. (b) All diodes open; f pulled up to 1. AND function realised with a diode array. (c) One diode shorted, forcing f to 0. (d) Multiple diodes shorted, forcing f to 0.

12 Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays  Programmable Logic Array (PLA)  Realising Logic Functions with PLAs

13 OR Logic Arrays A f(A,B,C) = A+B+C B C A=0 f(A,B,C) = 0 B=0 C=0 A=1 f(A,B,C) = 1 B=0 C=0 (a) (b) (c) OR function realised with a diode array. (a) Basic configuration. (b) All diodes open; f pulled up to 0. (c) One diode shorted, forcing f to 1.

14 Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays  Programmable Logic Array (PLA)  Realising Logic Functions with PLAs

15 Two-level AND-OR Arrays  AND and OR circuits can be interconnected to realise any arbitrary switching function. Example: f(a,b,c)=a.b.c'+b'.c

16 Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays  Programmable Logic Array (PLA)  Realising Logic Functions with PLAs

17 Programmable Logic Array (PLA)  Combination of a programmable AND array followed by a programmable OR array.  Example: Design a PLA to realise the following three logic functions and show the internal connections. f 1 (A,B,C,D,E) = A'.B'.D' + B'.C.D' + A'.B.C.D.E' f 2 (A,B,C,D,E) = A'.B.E + B'.C.D'.E f 3 (A,B,C,D,E) = A'.B'.D' + B'.C'.D'.E + A'.B.C.D

18 Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays  Programmable Logic Array (PLA)  Realising Logic Functions with PLAs

19 Realising Logic Functions with PLAs f 1 (A,B,C,D,E) = A'.B'.D' + B'.C.D' + A'.B.C.D.E' f 2 (A,B,C,D,E) = A'.B.E + B'.C.D'.E f 3 (A,B,C,D,E) = A'.B'.D' + B'.C'.D'.E + A'.B.C.D A B C D E P1P1 P3P3 P4P4 P6P6 P5P5 P2P2 P7P7 Programmable OR array Programmable AND array A'B'D' X X X B'CD' X X X X X X X X A'BCDE' A'BE X X X X X X X B'CD'E B'C'D'E X X X X A'BCD X X X X f1f2f3f1f2f3 XXX XX XXX A'.B'.D'B'.C.D'A'.B.C.D.E'

Download ppt "Programmable Logic Devices - I. Outline  Programmable Logic Devices  PN Diode Operation  AND Logic Arrays  OR Logic Arrays  Two-level AND-OR Arrays."

Similar presentations

CS1104 – Computer Organization

CS1104 – Computer Organization
Digital Design: Combinational Logic Blocks

Digital Design: Combinational Logic Blocks
Limitations are  The number of inputs (n)  The number of outputs (m)  The number of product terms (p) 5.3 Combinational PLDs ReturnNext Programmable.

Limitations are  The number of inputs (n)  The number of outputs (m)  The number of product terms (p) 5.3 Combinational PLDs ReturnNext Programmable.
Overview Programmable Implementation Technologies (section 6.8)

Overview Programmable Implementation Technologies (section 6.8)
CS370 – Spring 2003 Programmable Logic Devices PALs/PLAs.

CS370 – Spring 2003 Programmable Logic Devices PALs/PLAs.
Programmable Logic PAL, PLA.

Programmable Logic PAL, PLA.
Programmable Logic Devices

Programmable Logic Devices
1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) Personalized by making or breaking.

1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.
111 Basic Circuit Elements n Standard TTL Small-Scale Integration: 1 chip = 2-8 gates n Requires numerous chips to build interesting circuits n Alternative:

111 Basic Circuit Elements n Standard TTL Small-Scale Integration: 1 chip = 2-8 gates n Requires numerous chips to build interesting circuits n Alternative:
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
Programmable Logic Devices

Programmable Logic Devices
Digital Logic Design Lecture 21. Announcements Homework 7 due on Thursday, 11/13 Recitation quiz on Monday on material from Lectures 21,22.

Digital Logic Design Lecture 21. Announcements Homework 7 due on Thursday, 11/13 Recitation quiz on Monday on material from Lectures 21,22.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Programmable Logic Devices.

ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Programmable Logic Devices.
BR 1/991 Programmable Logic There has to be a better way to implement a logic function than to hook together discrete 74XX packages or create a custom.

BR 1/991 Programmable Logic There has to be a better way to implement a logic function than to hook together discrete 74XX packages or create a custom.
CPEN Digital System Design

CPEN Digital System Design
Parity. 2 Datasheets TTL:  CMOS: 

Parity. 2 Datasheets TTL:  CMOS: 
ECE C03 Lecture 41 Lecture 4 Combinational Logic Implementation Technologies Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.

ECE C03 Lecture 41 Lecture 4 Combinational Logic Implementation Technologies Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.
ENGN3213: Digital Systems and Microprocessors L#8 1 Lecture 8 Overview Review of Combinational Logic Technologies Logic Implementation Programmable Logic.

ENGN3213: Digital Systems and Microprocessors L#8 1 Lecture 8 Overview Review of Combinational Logic Technologies Logic Implementation Programmable Logic.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
1 Other Technologies Off-the-shelf logic (SSI) IC –Logic IC has a few gates, connected to IC's pins Known as Small Scale Integration (SSI) –Popular logic.

1 Other Technologies Off-the-shelf logic (SSI) IC –Logic IC has a few gates, connected to IC's pins Known as Small Scale Integration (SSI) –Popular logic.

Similar presentations

Ads by Google