Download presentation
Presentation is loading. Please wait.
Published byAmy Tucker Modified over 9 years ago
1
ITEC 352 Lecture 23 CPU analysis
2
CPU Review Pipelining –Long –Short –Bubbles –Branches –Efficiency
3
CPU Outline CPU –History –Evolution
4
CPU Intel 8080 40 pins –How does this compare w/ your breadboard? 7 registers 78 instructions 65,536 bytes of addressable memory Programmable stacks As described in the manual
5
CPU Registers A-H or 0-7 –A was the accumulator (where results were stored) Pairs –Some instructions required certain registers to be used –I.e. B and C would be used for a certain instruction Has a PSW (1 byte) in register A that stores the state of the machine
6
CPU Memory 64k possible memory (2^16) 8 bit cpu (no direct way to handle 16 bits) Stack pointer –Programmer maintained –Instruction augmented Program counter –16 bits to tell CPU where to get next instruction Instructions could be 1,2, or 3 bytes Cautions against storing data and instructions together
7
CPU Addressin g Direct –Uses a register Immediate –Instruction then address in memory Stack –Convention for first / second places to get memory (pairs)
8
CPU Assembly Style –LabelCodeOperand ;Comment Data –Hex, Binary, Octal Instructions –+,-,*,mod,and,or,not,shr,shl,xor –mvi register address –jmp address All arithmetic operations assume 2s complement format
9
CPU Assembly(2 ) DW,DB,DS –Define a place in memory MOV, LDAX, STAX (Load/Store register A) CMP = Compare register / memory w/ register A DAD –The double add (16 bit on an 8 bit) Many others, but same complexity level
10
CPU Stack push registerPair pop registerPair inx register (increment pointer) Put / Store registers / memory
11
CPU Capabilities ? What can a 2 Mhz CPU do? Not an intel CPU. However 1.76Mhz and ~15 MMapped registers
12
CPU GFX
13
CPU Pentium 1
14
CPU Pentium 3 P3
15
CPU i7 CPU
16
CPU Takeaway CPU development is amazing Double edged sword When and why to goto low level
17
CPU Summary CPU
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.