Presentation is loading. Please wait.

Presentation is loading. Please wait.

Performed by: Eliran Cohen & Michael Rapoport Instructor: Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.

Similar presentations


Presentation on theme: "Performed by: Eliran Cohen & Michael Rapoport Instructor: Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון."— Presentation transcript:

1 Performed by: Eliran Cohen & Michael Rapoport Instructor: Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering דו ” ח סיכום פרויקט חלק ב ' Subject: Video manipulation Algorithm on ZYNQ סמסטר אביב תשע " ה 1

2 Abstract המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 2 The ZedBoard is an evaluation and development board based on the Xilinx Zynq component. The Zynq component combines a dual Corex-A9 Processing System (PS) with 85,000 Series-7 and Programmable Logic (PL) cells - FPGA. In order to achieve the ability to process a video signal, we need to build an embedded system which can receive a video signal, process the video signal by hardware and software and finally, send the video out signal to an external monitor. During this project we will use the ZedBoard, which is based on the Zynq component, to build this embedded system in order to be able to make a complex video processing by hardware software and both.

3 System description המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 3 A HDMI video signal is arrived to HDMI input module. The “To AXI4S” module is convert the video format from HDMI protocol to AXI4Strem protocol. The two VTC component are responsible for the timing control of the system. When the video signal is in AXI4Stream format, it arrived to the VDMA module. This module is specialized for video application. In addition, this module links the video signal to the AXI bus, and from there it can move to the software. After the software processing (optional), the processing signal is coming back from AXI4stream protocol to HDMI protocol with the “From AXI4S” module. The final stage is to be able to see the processing video signal on a screen. It done by the HDMI out module.

4 Specification המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory Hardware Software 4 ZebBoard that contained the ZYNQ component. The The HDMI Input/Output FMC Module. A dual Corex-A9 Processing System inside the ZYNQ component.

5 System Block Diagram המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 5

6 FPGA Block Diagram המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 6


Download ppt "Performed by: Eliran Cohen & Michael Rapoport Instructor: Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון."

Similar presentations


Ads by Google