Download presentation
Presentation is loading. Please wait.
Published byGwendolyn Morgan Modified over 9 years ago
1
© 2000 Altera Corporation 1 ACEX™ Device Families Low-Cost, High-Performance Solutions for the Communications Marketplace
2
© 2000 Altera Corporation 2 Agenda ACEX Overview ACEX Applications ACEX 1K Family ACEX 2K Family The ACEX Advantage
3
© 2000 Altera Corporation 3 ACEX Overview Communications Marketplace –Low-Cost, High-Performance Applications Need Programmable Solution for High-Volume Use –ACEX is a Broad-Based Programmable Solution Architectures Voltages Feature Sets
4
© 2000 Altera Corporation 4 ACEX Applications Communications Marketplace –High-Volume Use in Price-Sensitive Applications Cable & xDSL Modems Low-Cost Switches & Routers Remote Access Concentrators –High Compounded Annual Growth Rate (CAGR) Opportunities in Marketplace
5
© 2000 Altera Corporation 5 ACEX Applications xDSL Modems Cable Modems Access Routers Low Cost Ethernet LAN Switches Remote Access Concentrators
6
© 2000 Altera Corporation 6 ATM PHY (25 Mbps) Protocol (ASSP or Controller) *ATM SAR *Management (Can Be Separate) Transceiver (1 or 2 ASSPs) *CODEC *Data Pump - DMT - CAP Ethernet Transceiver 10-Base-T Line Driver (Bipolar & Hybrid) Flash 1 Mbyte DRAM/SRAM 1 Mbyte ADSL Modem: Block Diagram Cat 3/5 Twisted Pair Video Telephone Twisted Pair
7
© 2000 Altera Corporation 7 ADSL Modem: Block Diagram ATM PHY (25 Mbps) Protocol (ASSP or Controller) *ATM SAR *Management (Can Be Separate) Transceiver (1 or 2 ASSPs) *CODEC *Data Pump - DMT - CAP Ethernet Transceiver 10-Base-T Cat 3/5 Twisted Pair Video Telephone Twisted Pair ACEX Line Driver (Bipolar & Hybrid) Flash 1 Mbyte DRAM/SRAM 1 Mbyte
8
© 2000 Altera Corporation 8 CPU 32/64 Bit * Protocol * Addressing * Management WAN Line Port 1 * 56K Modem * ISDN Modem * ADSL * SDSL * T/E Carrier Transceivers/Data Pumps DRAM/SRAM * Buffer 4-8 Mbytes Flash * Code Store 2- 4 Mbytes Remote Access Controller: Block Diagram Multiplexer * ASIC * ASSP
9
© 2000 Altera Corporation 9 Remote Access Controller: Block Diagram CPU 32/64 Bit * Protocol * Addressing * Management WAN Line Port 1 * 56K Modem * ISDN Modem * ADSL * SDSL * T/E Carrier Transceivers/Data Pumps Multiplexer * ASIC * ASSP ACEX DRAM/SRAM * Buffer 4-8 Mbytes Flash * Code Store 2- 4 Mbytes
10
© 2000 Altera Corporation 10 Low-Price Leader The ACEX Solution Low-Cost, High-Performance Architecture –High-Volume Applications in Communications Marketplace Multiple Families at Multiple Voltages Pricing –Establish Price Leadership in Low-Cost Marketplace
11
© 2000 Altera Corporation 11 The Altera ® Pricing Advantage EPF10K100 EPF10K100A EPF10K100E EP1K100 0.00 0.20 0.40 0.60 0.80 1.00 1997199819992000 Normalized 100,000 Gate Device Volume Price
12
© 2000 Altera Corporation 12 ASIC Replacement ACEX Family is The ASIC Replacement Solution –Cost-Competitive with ASICs –All the Benefits of a Complete Programmable Solution Fast Time-to-Market Design Flexibility Reprogrammability Advanced Development Tools Drop-in Intellectual Property –No ASIC Risks. No ASIC NREs. No ASIC Restrictions.
13
© 2000 Altera Corporation 13 ASSP Replacement Advanced Feature Sets Eliminate Specialized ASSPs –Advanced PLLs –High-Speed FIFOs & Dual-Port RAM –Full 64-Bit, 66 MHz PCI Compliance –Advanced I/O Standards –MultiVolt I/O Capability Integrate ASSP Functionality into a Low-Cost PLD –Save Device Cost –Save Board Cost –Save Board Development Cost
14
© 2000 Altera Corporation 14 I/O Element (IOE) Section with Impurity Altera Redundancy Feature Altera-Patented Technology for Application to PLDs Significant Yield Improvement IOE Logic Array Block Redundant Section Enabled
15
© 2000 Altera Corporation 15 The ACEX Product Umbrella 2.5 V 1.8 V 0.22/0.18 m 0.18 m
16
© 2000 Altera Corporation 16 ACEX 2K 1.8V ACEX 1K 2.5V Future ACEX The ACEX Roadmap Multiple Families Across Multiple Voltages –2.5-V ACEX 1K Family Available March 2000 –1.8-V ACEX 2K Family Available H2 2000 March 2000H2 2000 2001 and Beyond Cost Per Function
17
© 2000 Altera Corporation 17 ACEX 1K Family Altera Process Advantage –Hybrid Process 0.22 m Transistors 0.18 m Metal Interconnect Maintains 2.5-V Core Operating Voltage Provides Key Cost Improvements –Yield Improvements Smaller Die Size Improves Yield –Patented Redundancy Feature Availability –Samples Available Now –Software Support in MAX+PLUS ® II ver. 9.6
18
© 2000 Altera Corporation 18 ACEX 1K Features 64-Bit, 66-MHz PCI Compliant PLL Support –ClockLock™ Synchronization Circuitry –ClockBoost™ Multiplication Circuitry Simultaneous ClockLock & Clock x2 Outputs Embedded Dual-Port Memory Blocks –4 Kbit RAM Blocks MultiVolt TM I/O Interface –5-V Tolerant I/O
19
© 2000 Altera Corporation 19 ACEX 1K Features ACEX 1K Dual-Port RAMs & FIFOs 16 Wr DataRd Data MultiVolt I/O Interface 5-V Tolerant I/Os PLL Capability ClockLock ClockBoost CLK CLKx2 64-Bit, 66-MHz PCI
20
© 2000 Altera Corporation 20 ACEX 1K Family Members (1)256 & 484-Pin Packages Are 1.0-mm FineLine BGA™ FeatureEP1K10EP1K30EP1K50EP1K100 Typical Gates10,00030,00050,000100,000 Logic Elements5761,7282,8804,992 RAM Bits12,28824,57640,96049,152 User I/O Pins (Maximum) 130171249333 Package Options 100-Pin TQFP 144-Pin TQFP 208-Pin PQFP 256-Pin BGA 1 144-Pin TQFP 208-Pin PQFP 256-Pin BGA 1 144-Pin TQFP 208-Pin PQFP 256-Pin BGA 1 484-Pin BGA 1 208-Pin PQFP 256-Pin BGA 1 484-Pin BGA 1 AvailableQ3 2000Now Available in MAX+PLUS II v9.6
21
© 2000 Altera Corporation 21 The ACEX 1K Price Advantage ACEXHigh-Volume Price EP1K10 $3.50 EP1K30 $7.00 EP1K50 $9.00 EP1K100 $11.95 Note: End-2000 Pricing in High Volume Quantities ACEX is the Low-Price Programmable Leader
22
© 2000 Altera Corporation 22 DeviceEP1K10EP1K30EP1K50EP1K100 Max I/O The ACEX I/O Advantage Communications Applications Require High I/O Counts –Allows High Performance Communication –Provides Wide Bandwidth Capabilities 130 171 249 333
23
© 2000 Altera Corporation EAB WRADDRESS DATA WREN WRCLOCK RDADDRESS Q RDEN RDCLOCK High-Performance Dual-Port RAM Independent Read/Write Ports –Synchronous/Asynchronous Access –6.5-ns Access Time Wide Range of Configuration Options –4 KBits/EAB for Flexibility –Width up to x16 for Maximum System Bandwidth Fast & Effective FIFO Implementation
24
© 2000 Altera Corporation 24 ClockLock: Improve I/O Performance t co t su Without PLL5.22.0 With PLL4.21.5 Note: ACEX 1K Data from MAX+PLUS II ver. 9.6 ClockLock Feature Increases I/O Performance Improved Timing
25
© 2000 Altera Corporation 25 ClockBoost - Time-Domain Multiplexing Multiplied Clock Used to Share Resources 873 D ENA D ENA 16 x 16 Multiplier Producta[31..0] Productb[31..0] D D D D Dataa1[15..0] Datab1[15..0] Dataa2[15..0] Datab2[15..0] Control Signal clk ClockLock ClockBoost 2X Required LEs Two 16 x 16 Multipliers Four 16 x 16 Multipliers 1,160 2,320 680 Without ClockBoost Design With ClockBoost
26
© 2000 Altera Corporation 26 ACEX 2K Family Advanced 0.18- m, 6LM Process –1.8-V Core Operating Voltage –Altera Process Leadership Low Defect Rate 20,000 to 150,000 Gates Dual Port RAM Blocks Availability –Sample Availability in H2 2000 –Supported by Quartus™ Software Only
27
© 2000 Altera Corporation 27 ACEX 2K Features PCI-X Compliant 64-Bit, 66-MHz PCI Compliant Advanced PLL –ClockLock Synchronization Circuitry –ClockBoost Multiplication Circuitry Multiplication & Division by Factors as High as 133 –ClockShift Phase & Delay Adjustment Circuitry Advanced I/O Standard Support –SSTL-2, SSTL-3, GTL+ –HSTL, AGP, CTT Embedded Dual-Port Memory Blocks
28
© 2000 Altera Corporation 28 Fully 66-MHz/64-Bit PCI & PCI-X Compliant ! PCI Market Status PCI is the Industry’s Bus Standard for Open Systems –Emerging I/O Standard for Embedded Applications 64-Bit, 66-MHz PCI Required for High-Performance Systems –High-Performance Communications Applications –Gigabit Ethernet, Fiber Channel –High-End Systems Require 64-Bit Addressing PCI-X is the Next-Generation Solution –Frequencies of up to 133 MHz
29
© 2000 Altera Corporation 29 Altera PCI Solutions Verification Test Vectors Hardware Testing Tools MAX+PLUS II Quartus OpenCore Evaluation MegaWizard™ Plug-Ins Test Benches Devices ACEX 1K ACEX 2K The Altera PCI Solution Megafunctions 32- & 64-Bit 33- & 66- MHz PCI-X
30
© 2000 Altera Corporation 30 Criteria No NRE Cost Fast Development Time Fast Time-to-Market Easy Customization High Flexibility Product Upgrade ASIC –––––––– ASSPPLD –––––– IP Solution Alternatives In-House ASIC Development Off-the-Shelf ASSP Programmable Logic Devices (PLDs)
31
© 2000 Altera Corporation 31 Sourced by IP Partners Wide Range of Functions Optimized for Altera Optimized IP for Altera Devices Altera Megafunction Programs Sourced by Altera Focused Set of Standard Functions Optimized for Altera
32
© 2000 Altera Corporation 32 100+ Available IP Cores... 10/100 Fast Ethernet MAC 2910, 2910A Controllers 29116A 16-Bit Processor 49410 Controller 68450 DMA Controller 6850 ACIA 8255A Interface 16450/16550 UART 6502 Processor Z80 Processor 8031/8051 Processors 8032/8052 Processors Adaptive Filters Convolutional Interleaver Cordic Decimating Filter Digital Modulator Digital Data Acquisition Function DVB FEC Subsystem FFT/IFFT FIR Compiler FIR Filter HDLC IIC Master & Slave IIR Filter Library Image Processing Library Linear Feedback Shift Register Numerically Controlled Oscillator Packet over SONET Controller PCI Master/Target PCI-PowerPC Bridge PowerPC Bus Arbiter PowerPC Bus Master PowerPC Bus Slave Reed-Solomon Decoder Reed-Solomon Encoder SDRAM Controllers SONET Byte Bus I/F Speedbridge FIFO Symbol Interleaver Telephony Tone Generation USB Function Controller USB Host Controller UTOPIA 2 Master/Slaves Viterbi Decoder
33
© 2000 Altera Corporation 33 FineLine BGA Package Efficiency Requires Less than Half the Board Real Estate Total BGA Solution 23 mm 484 Balls Area » 100-Pin TQFP 17 mm 256 Balls 27 mm 672 Balls 27 mm 256 Balls 35 mm 356 Balls 45 mm 600 Balls 1.27 mm Ball Pitch 1.0 mm Ball Pitch
34
© 2000 Altera Corporation 34 SameFrame™ Pin-Out Advantage PCB 256-Pin FineLine BGA 484-Pin FineLine BGA Layout PCB for 484-Pin FineLine BGA SameFrame Allows Package Migration in Either Direction
35
© 2000 Altera Corporation 35 ACEX Summary The Premier Programmable Low-Cost Communications Solution –Low-Cost for High-Volume Use –High-Performance Capabilities for Communications Applications –Feature-Rich Architectures –Software & Intellectual Property Leadership ACEX: The Low-Cost, High-Performance Communications Solution
36
© 2000 Altera Corporation 36 Backup Slides
37
© 2000 Altera Corporation 37 ACEX Applications Cable Modems xDSL Modems Remote Access Systems –Remote Access Concentrators Private & Branch Access Routers Low-Cost Switches Low-Cost Line Cards Laser Printers PC Peripherals
38
© 2000 Altera Corporation 38 010203040506070 Reducing Power Dissipation Reducing Form Factor Increasing Ease of Use Increasing Quality/Reliability Increasing System Speed Reducing Time to Market Increasing Functionality Reducing Cost Low Cost & Time-to-Market Critical for Success Market Success Factors Factors Influencing Market Success % Responses Source: Dataquest
39
© 2000 Altera Corporation 39 Quick to Prototyping –In-System Design Verification –Dramatically Reduced Simulation & Verification Time –No Test Vectors Required –No Prototype Lead-Times Quick to Production –No Lengthy Sign-off Cycle –No Production Lead Times ACEX Time-to-Market Advantage
40
© 2000 Altera Corporation 40 0.0 0.2 0.4 0.6 0.8 1.0 1.2 Normalized Price ACEX Pricing vs. ASIC Pricing Competitive with ASIC Unit Cost Benefits of Programmable Logic –Faster to Market –Low Risk –No NRE –No Re-Spin Cost –Short Lead Times –Low Inventory Cost ACEX 208 Pins ASIC 208 Pins NRE ACEX Provides Low-Cost Flexibility
41
© 2000 Altera Corporation 41 Total Cost = Device Unit Cost + Development Cost + Hidden Costs ACEX Minimizes Hidden Costs –No NRE Cost –No Lost Opportunity Cost –No Re-Spin Cost –Low Inventory Cost Total Cost ($) ACEXASICs Device Unit Cost Development Cost Device Unit Cost Development Cost NREs Lost Opportunity Hidden Costs Total Cost vs. ASICs
42
© 2000 Altera Corporation 42 ACEX Summary ACEX Low-Cost Flexibility Item Device Cost Total Cost Design Flow No NRE Time-to-Market In-System Design Verification No Test Vectors No Re-Spin Cost Low Inventory Risk ASICACEX Low Low High -
43
© 2000 Altera Corporation 43 ACEX & APEX Applications xDSL Modem Ethernet LAN Switch Remote Access Concentrators WAN Router Layer 3 Switch Central Office Switch ACEX APEX
44
© 2000 Altera Corporation 44 ACEX 1K Price Advantage ACEXCents / Logic Element EP1K10 0.61 EP1K30 0.41 EP1K50 0.31 EP1K100 0.24 Note: End-2000 Pricing in High Volume Quantities ACEX is The Industry’s Lowest Price Per Function
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.