Download presentation
Presentation is loading. Please wait.
Published byGabriella Hudson Modified over 9 years ago
1
Washington WASHINGTON UNIVERSITY IN ST LOUIS 1 DTI Visit - John DeHart- 4/25/2001 Agenda l WU/ARL Background – John DeHart (15 minutes) l DTI Background – DTI (15 minutes) l Block Diagram of SPC II – Dave Richard (20 minutes) l Review of DTI Proposal – DTI (20 minutes) l Q & A – Tom Chaney, Dave Richard, … (20 minutes)
2
Washington WASHINGTON UNIVERSITY IN ST LOUIS 2 DTI Visit - John DeHart – 4/25/2001 Washington University Applied Research Laboratory and the WU Active Router John DeHart Washington University, Applied Research Lab http://www.arl.wustl.edu/arl/
3
Washington WASHINGTON UNIVERSITY IN ST LOUIS 3 DTI Visit - John DeHart- 4/25/2001 Applied Research Laboratory l Current Staff »2 Full time faculty »1 Research faculty »3 Part time faculty »10 Full time staff »About 20 students l Current Projects »WUGS 160 »Burst Switch »Multi-Service Router »Active Network Node »Network Monitoring Visualization and Control »Gigabit Network Technology Distribution Program »… Licensed Technology » ATM Switch (SynOptics) » MMX (STS: local startup) » ATM Software (3-4 companies) » ATM Circuits/Designs (GNI) » …
4
Washington WASHINGTON UNIVERSITY IN ST LOUIS 4 DTI Visit - John DeHart- 4/25/2001 Switch Fabric IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI Control Processor Input Port Processor VCI OUT Control Processor global coordination & control routing protocols build routing tables and otherinformation needed by SPCsand FPXs first level code server Washington University Active Router Smart Port Card Sys. FPGA 64 MB Pentium Cache North Bridge APIC
5
Washington WASHINGTON UNIVERSITY IN ST LOUIS 5 DTI Visit - John DeHart- 4/25/2001 Switch Fabric IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI Control Processor Cell Processing 3 6 65 Input Port Processor 3 65
6
Washington WASHINGTON UNIVERSITY IN ST LOUIS 6 DTI Visit - John DeHart- 4/25/2001 Switch Fabric IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI IPPOPP SPC TI Control Processor Active Packet Processing 333666 Smart Port Card Sys. FPGA 32-64 MB Pentium Cache North Bridge APIC 6565 65
7
Washington WASHINGTON UNIVERSITY IN ST LOUIS 7 DTI Visit - John DeHart- 4/25/2001 Principal Data Flows Through SPC Kernel Packet Classification and Routing Driver IPv4/6 Header Processing Packet + Flow Id Packet Scheduler Active Function Dispatcher IP Packets Driver Active Packets Plain Packets Kernel Plugins... l Standard processing for “plain” IP packets. »classification and routing, header processing, output queueing l Active packets move through configured kernel plugins. »active function dispatcher passes packets to instances of plugin objects »instantiates objects or triggers download of plugin class, as needed HW Interrupt Context HW Interrupt Context SW Interrupt Context
8
Washington WASHINGTON UNIVERSITY IN ST LOUIS 8 DTI Visit - John DeHart- 4/25/2001 Throughput (Forward)
9
Washington WASHINGTON UNIVERSITY IN ST LOUIS 9 DTI Visit - John DeHart- 4/25/2001 MSR: h Phase 1.0 Standard IP Processing Active Processing
10
Washington WASHINGTON UNIVERSITY IN ST LOUIS 10 DTI Visit - John DeHart- 4/25/2001 Input Port Forwarding Rate 0 50 100 150 200 250 050100150200250300 Input Rate (Kpps) Forwarded Rate (Kpps) 600 MHz PIII 200 MHz PPro Packet size == 1 Cell
11
Washington WASHINGTON UNIVERSITY IN ST LOUIS 11 DTI Visit - John DeHart- 4/25/2001 Switch Fabric IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI Control Processor Hardware Support for Active Routing Smart Port Card Sys. FPGA 64 MB Pentium Cache North Bridge APIC Field Programmable Port Ext. Network Interface Device Reprogrammable Application Device SDRAM 128 MB SRAM 4 MB
12
Washington WASHINGTON UNIVERSITY IN ST LOUIS 12 DTI Visit - John DeHart- 4/25/2001 Switch Fabric IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI Control Processor “Vanilla” IP Packet Processing 333 Field Programmable Port Ext. NID RAD 6565 65 Field Programmable Port Ext. NID RAD 666
13
Washington WASHINGTON UNIVERSITY IN ST LOUIS 13 DTI Visit - John DeHart- 4/25/2001 Switch Fabric IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI Control Processor Active Packet Processing 333666 Smart Port Card Sys. FPGA 32-64 MB Pentium Cache North Bridge APIC 6565 65 Field Programmable Port Ext. NID RAD
14
Washington WASHINGTON UNIVERSITY IN ST LOUIS 14 DTI Visit - John DeHart- 4/25/2001 Sample Applications l Application Specific Congestion Control »Video: dropping high frequency portions of image first »Application specific »Small fixed portion of payload gets processed l Reserved Flow Setup »Low overhead soft-state bandwidth reservations »Application independent »Header processing only l Networked Vision »Image processing in the network, close to the camera »Application specific »Possibly full payload processing
15
Washington WASHINGTON UNIVERSITY IN ST LOUIS 15 DTI Visit - John DeHart- 4/25/2001 Active Congestion Control for Video l Based on wavelet-based encoding method (WaveVideo) »up to hundreds of distinct frequency subbands (33) »low frequencies: general image definition »high frequencies: image details l Active WaveVideo plugin »detects congestion »discards packets in high frequency subbands first l Better performance than layered multicast »requires large number of multicast groups »reacts too slowly to congestion ( several seconds)
16
Washington WASHINGTON UNIVERSITY IN ST LOUIS 16 DTI Visit - John DeHart- 4/25/2001 WaveVideo Scaling 33011 bytes (33)25239 bytes (30)17179 bytes (27)9265 bytes (24) 7042 bytes (21)4819 bytes (18)2617 bytes (15)2006 bytes (12) 1393 bytes (9)793 bytes (6)447 bytes (3)227 bytes (1)
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.