Download presentation
Presentation is loading. Please wait.
Published byAubrie Allison Modified over 9 years ago
1
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 9 – Part 2
2
SYEN 3330 Digital Systems Chapter 9-2 Page 2 Overview of Chapter 9 – Part 2 RAM Integrated Circuits Dynamic RAM Array of RAM Integrated Circuits Arrays of Static and Dynamic RAMs
3
SYEN 3330 Digital Systems Chapter 9-2 Page 3 Dynamic RAM (DRAM) Basic Principle: Storage of information on capacitors. Charge and discharge of capacitor to change stored value Use of transistor as “switch” to: Store charge Charge or discharge See Figure 9-12 in text for circuit, hydraulic analogy, and logical model.
4
SYEN 3330 Digital Systems Chapter 9-2 Page 4 Dynamic RAM (DRAM) Block Diagram – See Figure 9-14 in text Refresh Controller and Refresh Counter Read and Write Operations –Application of row address –Application of column address –Why is the address split? –Why is the row address applied first? Timing – See Figure 9-15 in text
5
SYEN 3330 Digital Systems Chapter 9-2 Page 5 Making Larger Memories
6
SYEN 3330 Digital Systems Chapter 9-2 Page 6 Making Wider Memories
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.