Presentation is loading. Please wait.

Presentation is loading. Please wait.

Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.

Published byCoral Kelley Modified over 9 years ago

Similar presentations

Presentation on theme: "Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience."— Presentation transcript:

1 Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience and IEEE Press, January 2003 Chapter 6: Low-Energy System Issues

2 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic2 Switching Energy Clock is the highest activity signal  Switching energy is dominant  - probability of a 0-1 transition C i – total switched capacitance at node i V swing (i) – voltage swing at node i V DD – supply voltage N – number of nodes Energy is best reduced by scaling down V DD, but this also means performance degradation

3 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic3 Impact of Vdd on (a) delay, and (b) internal race immunity (0.25  m, light load). (Markovic et al. 2001), Copyright © 2001 IEEE (a)(b) (Delay is normalized to FO4 at its respective V DD. FO4 as defined in this example increases with V DD  performance degradation) Pulsed Designs Scale the Best with V DD

4 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic4 Other Energy Reduction Techniques Low-Swing Circuit Techniques Reduced-swing Clk drivers CSE redesign N-only CSEs with Low-Vcc Clk Clock Gating Global Local Dual-Edge Triggering Latch-mux Pulsed-latch Flip-flop

5 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic5 Other Energy Reduction Techniques Low-Swing Circuit Techniques Reduced-swing Clk drivers CSE redesign N-only CSEs with Low-Vcc Clk Clock Gating Global Local Dual-Edge Triggering Latch-mux Pulsed-latch Flip-flop

6 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic6 Clock driver for half-swing clocking (Kojima at al. 1995), Copyright © 1995 IEEE Low-Swing Clocking, Option #1: Clock Driver Re-design 50% power reduction with half-swing clock (minus some penalty in clock drivers)

7 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic7 Reduced clock-swing flip-flop (Kawaguchi and Sakurai, 1998), Copyright © 1998 IEEE Low-Swing Clocking, Option #2: CSE Re-design PMOS does not fully turn-off

8 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic8 N-Only clocked M-S latch Low-Swing Clocking, Option #3: N-only CSEs N-only clocked transistors, M-S Latch Example (N 1 and N 2 improve pull-up on S M )

9 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic9 Other Energy Reduction Techniques Low-Swing Circuit Techniques Reduced-swing Clk drivers CSE redesign N-only CSEs with Low-Vcc Clk Clock Gating Global Local Dual-Edge Triggering Latch-mux Pulsed-latch Flip-flop

10 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic10 (a) Nongated clock circuit, (b) gated clock circuit. (Kitahara et al. 1998), Copyright © 1998 IEEE Clock Gating, Option #1: Global Clock Gating Used to save clocking energy when data activity is low Time-mux (no gating!) Global Clk Gating

11 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic11 Data-transition look-ahead latch (Nogawa and Ohtomo, 1998), Copyright © 1998 IEEE Clock Gating, Option #2: Local Clock Gating

12 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic12 Conditional capture flip-flop (Kong et al. 2000), Copyright © 2000 IEEE Local Clock Gating, Another Example

13 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic13 Other Energy Reduction Techniques Low-Swing Circuit Techniques Reduced-swing Clk drivers CSE redesign N-only CSEs with Low-Vcc Clk Clock Gating Global Local Dual-Edge Triggering Latch-mux Pulsed-latch Flip-flop

14 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic14 Dual-edge-triggered latch-mux design Dual-Edge Triggering, Option #1: Latch-Mux Used to save clocking energy regardless of data activity!

15 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic15 Dual-edge-triggered latch-mux circuit (Llopis and Sachdev, 1996), Copyright © 1996 IEEE DET Latch-Mux: Circuit Example

16 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic16 Dual-edge-triggered pulsed-latch design Dual-Edge Triggering, Option #2: Pulsed-Latch

17 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic17 Pulsed-latch: (a) single-edge-triggered; (b) dual-edge-triggered DET Pulsed-Latch: Circuit Examples

18 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic18 Dual-edge-triggered flip-flop design Dual-Edge Triggered Flip-Flop

19 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic19 DET symmetric pulse-generator flip-flop DET Flip-Flop: Circuit Example

20 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic20 H-tree clock distribution network Clock Distribution

21 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic21 Clocking power in single- and dual-edge-triggered systems Clocking Power: SET vs. DET

22 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic22 Glitch Robust Design

23 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic23 Comparison of average glitching energy in CSEs (Markovic at al. 2001), Copyright © 2001 IEEE Average Glitching Energy in CSEs

24 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic24 Glitching energy as a percentage of switching energy in representative CSEs showing the greatest glitch sensitivity of the gated designs Comparison of E glitching and E switching

25 Nov. 14, 2003Digital System Clocking: Oklobdzija, Stojanovic, Markovic, Nedovic25 Summary Energy best reduced by V DD scaling Penalty in performance Reducing Clk swing only reduces E Clk Still penalty in performance Clock gating Reduces E Clk at low-activity No penalty in perf. if gating is outside crit-path Dual-Edge Triggering Reduces E Clk ideally by 2x Small or no performance degradation

Download ppt "Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience."

Similar presentations

Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.

Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
Digital System Clocking:

Digital System Clocking:
Issues in System on the Chip Clocking November 6th, 2003 SoC Design Conference, Seoul, KOREA Vojin G. Oklobdzija Advanced Computer System Engineering Laboratory.

Issues in System on the Chip Clocking November 6th, 2003 SoC Design Conference, Seoul, KOREA Vojin G. Oklobdzija Advanced Computer System Engineering Laboratory.
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.

Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.
Keeping Hot Chips Cool Ruchir Puri, Leon Stok, Subhrajit Bhattacharya IBM T.J. Watson Research Center Yorktown Heights, NY Circuits R-US.

Keeping Hot Chips Cool Ruchir Puri, Leon Stok, Subhrajit Bhattacharya IBM T.J. Watson Research Center Yorktown Heights, NY Circuits R-US.
Elettronica T A.A. 2010-2011 Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
© Digital Integrated Circuits 2nd Inverter EE4271 VLSI Design The Inverter Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital.

© Digital Integrated Circuits 2nd Inverter EE4271 VLSI Design The Inverter Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital.
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.

Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.
CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.

CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.
Clock Design Adopted from David Harris of Harvey Mudd College.

Clock Design Adopted from David Harris of Harvey Mudd College.
Fall 06, Sep 19, 21 ELEC5270-001/6270-001 Lecture 6 1 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
from High-frequency Clocks using DC-DC Converters

from High-frequency Clocks using DC-DC Converters
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
10/25/05ELEC 5970-001/6970-001 Lecture 151 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

10/25/05ELEC / Lecture 151 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
4/28/05Vemula: ELEC72501 Enhanced Scan Based Flip-Flop for Delay Testing By Sudheer Vemula.

4/28/05Vemula: ELEC72501 Enhanced Scan Based Flip-Flop for Delay Testing By Sudheer Vemula.
Digital System Clocking:

Digital System Clocking:
© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.

© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.
Towards An Efficient Low Frequency Energy Recovery Dynamic Logic Sujay Phadke Advanced Computer Architecture Lab Department of Electrical Engineering and.

Towards An Efficient Low Frequency Energy Recovery Dynamic Logic Sujay Phadke Advanced Computer Architecture Lab Department of Electrical Engineering and.
1 32-bit parallel load register with clock gating ECE Department, 200 Broun Hall, Auburn University, Auburn, AL 36849, USA Lan Luo ELEC.

1 32-bit parallel load register with clock gating ECE Department, 200 Broun Hall, Auburn University, Auburn, AL 36849, USA Lan Luo ELEC.

Similar presentations

Ads by Google