Download presentation
Presentation is loading. Please wait.
1
John Moulton & Art Sibbach 5/19/08
EMU Lite John Moulton & Art Sibbach 5/19/08
2
GEnx EMU Program Issue Controls has been requested to look at reducing unit cost of EMU Meggitt to Provide GE with a ROM estimate for the following 2 options, considering: Development Costs Recurring Cost Schedule for Implementation Weight GE is Open to any other suggestions not contained herein, which may additionally reduce EMU cost. ROM Estimate due Friday May 30th or sooner
3
EMU Lite Requirements Unit cost is primary driver; weight reduction is desirable Provide the following functions A/C AVM Engine trim balance Traditional (T/O, climb, cruise) ACARS reports Engine position Maintenance logic (for AVM system) A/C data load Minimal memory to perform these functions HSESB data bus for ECU to EMU communications Will not provide the following functions IE Sub-system or gas path models Summary and event reports; full flight data WGL communications Enhanced ACARS Spare sensors User modifiable software CAN data bus
4
Option 1 – Minimize Development Cost
Maintain Current Hardware Architecture Remove Spare Interfaces & Bulk Memory Eliminate J21 spare interface connector Depopulate input circuits where possible, maintaining a stable termination impedance New End Cap, with J21 eliminated Reduce CPU1 Memory to: 4M bytes Program, 1M byte RAM, 4M byte NVM Current spec (6M bytes Program, 4M bytes RAM, 88M bytes NVM) Reduce CPU2 Memory to: 4M bytes Program, 8M byte RAM, 32M byte NVM Current spec (14M bytes Program, 44M bytes RAM, 368M bytes NVM) Assumptions: No Impact to Cert Tests Planned for Cast Chassis Any applicable EMI Test will be conducted by GE Connectors & Mounting feet locations unchanged
5
Option 1 - HW Functions to Eliminate
GROUND VIBE TEST SIGNALS 115Vac Power POWER SUPPLY BUFFERS CPU2 PROCESSOR (FREESCALE MPC5554) LEVEL-E SPEED INPUTS ACCEL TEMP SENSORS STRAIN GAUGES VIBE PROCESSOR DIGITAL SIGNAL PROCESSOR (TEXAS INSTR 320VC32) LEVEL-C FLASH SIGNAL CONDITIONING DUAL PORT RAM FLASH INTERFACE RS232 DEBUG DATALINK RAM DUAL PORT FIFO LINK AFDX PROCESSOR (FREESCALE MPC5554) LEVEL-C CPU1 PROCESSOR (FREESCALE MPC5554) LEVEL-C & E INTERFACE CAN (2 CH) DATALINKS DUAL PORT HSESB (2 CH) DATALINKS ARINC 664 AFDX DATALINK INTERFACE INTERFACE RS232 GROUND DATALINK INTERFACE External Connections: Aircraft Engine Ground Development ENGINE POSITION FLASH INTERFACE ARINC 429 GROUND DATALINK RS232 DEBUG DATALINK RAM INTERFACE RS232 DEBUG DATALINK INTERFACE GROUND SIGNALS MEGGITT PROPRIETARY Reduce memory
6
Option 1 - EMU System I/O Diagram
Aircraft Interfaces Engines Interfaces J17 Accel #1 115 Volts AC Power J19 Accel #2 J20 ARINC 664 AFDX Datalink Engine Position Jumpers J21 Health Sensors (2) - Accelerometer (4) – Temp Sensor (2) – Strain Gauge Engine Monitoring Unit CAP Ground Interfaces EEC Program Enable CAN Datalinks Ground Test Enable Test Discrete I/O CAP HSESB Datalinks ARINC 429 Datalink J18 CAN & RS232 Datalinks N1 Speed (from Sensor) Test Speed Outputs N2 Speed (from Sensor) Test Accelerometer Outputs Spare Temp Sensor CAN Bus Termination Jumpers
7
Option 2 – Minimize EMU Functionality
Eliminate CPU2 and all associated circuitry Reduce CPU1 Memory to: 4M bytes Program, 1M byte RAM, 4M byte NVM Current spec (6M bytes Program, 4M bytes RAM, 88M bytes NVM) Remove Spare Interfaces Eliminate J21 spare interface connector Depopulate input circuits where possible, maintaining a stable termination impedance New Chassis End Cap with J21 eliminated Re-Layout CPM module, to reduce EMU chassis size if possible Consider smaller power supply if applicable Consider a lower cost operating system software package to replace GHS Assumptions: For Option 2 - GE will purchase units to retrofit the field, so as to maintain a single software configuration. Entire Unit to be design assurance level C: Requires New Vibration Cert Test, All Applicable EMI tests will be performed by GE Connector locations unchanged
8
Option 2 - HW Functions to Eliminate
GROUND VIBE TEST SIGNALS 115Vac Power POWER SUPPLY BUFFERS CPU2 PROCESSOR (FREESCALE MPC5554) LEVEL-E SPEED INPUTS ACCEL TEMP SENSORS STRAIN GAUGES VIBE PROCESSOR DIGITAL SIGNAL PROCESSOR (TEXAS INSTR 320VC32) LEVEL-C FLASH SIGNAL CONDITIONING DUAL PORT RAM FLASH INTERFACE RS232 DEBUG DATALINK RAM DUAL PORT FIFO LINK AFDX PROCESSOR (FREESCALE MPC5554) LEVEL-C CPU1 PROCESSOR (FREESCALE MPC5554) LEVEL-C & E INTERFACE CAN (2 CH) DATALINKS DUAL PORT ARINC 664 AFDX DATALINK INTERFACE HSESB (2 CH) DATALINKS INTERFACE RS232 GROUND DATALINK INTERFACE External Connections: Aircraft Engine Ground Development ENGINE POSITION FLASH INTERFACE ARINC 429 GROUND DATALINK RS232 DEBUG DATALINK RAM INTERFACE RS232 DEBUG DATALINK INTERFACE GROUND SIGNALS Entire Unit Level C MEGGITT PROPRIETARY Reduce memory
9
Option 2 - EMU System I/O Diagram
Aircraft Interfaces Engines Interfaces J17 Accel #1 115 Volts AC Power J19 Accel #2 J20 ARINC 664 AFDX Datalink Engine Position Jumpers J21 Health Sensors (2) - Accelerometer (4) – Temp Sensor (2) – Strain Gauge Engine Monitoring Unit CAP Ground Interfaces EEC Program Enable CAN Datalinks Ground Test Enable Test Discrete I/O CAP HSESB Datalinks ARINC 429 Datalink J18 CAN & RS232 Datalinks N1 Speed (from Sensor) Test Speed Outputs N2 Speed (from Sensor) Test Accelerometer Outputs Spare Temp Sensor CAN Bus Termination Jumpers
Similar presentations
