Presentation is loading. Please wait.

Presentation is loading. Please wait.

CE1110: Digital Logic Design Sequential Circuits.

Similar presentations


Presentation on theme: "CE1110: Digital Logic Design Sequential Circuits."— Presentation transcript:

1 CE1110: Digital Logic Design Sequential Circuits

2 Sequential Circuit – Introduction – Memory types Latches – SR-latch – D-latch Flip-flops – Master-slave D-flip flop – Edge triggered D-flip flop

3

4 Outputs depend on the sequence of past inputs. As a result, the circuit must “remember” something about the past. Ex: In foot ball game, – The score of the goals = the pervious goals (state) + new goal (input) – For example if you have pervious goal score of 5 and there’s a new goal then the final score will be 6 Past state = 5 scores, and input = 1 score So, the new score state will be=5+1=6 scores Sequential Logic Circuits

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32


Download ppt "CE1110: Digital Logic Design Sequential Circuits."

Similar presentations


Ads by Google