Presentation is loading. Please wait.

Presentation is loading. Please wait.

Memory-Efficient IPv4/v6 Lookup on FPGAs Using Distance-Bounded Path Compression Author: Hoang Le, Weirong Jiang and Viktor K. Prasanna Publisher: IEEE.

Similar presentations


Presentation on theme: "Memory-Efficient IPv4/v6 Lookup on FPGAs Using Distance-Bounded Path Compression Author: Hoang Le, Weirong Jiang and Viktor K. Prasanna Publisher: IEEE."— Presentation transcript:

1 Memory-Efficient IPv4/v6 Lookup on FPGAs Using Distance-Bounded Path Compression Author: Hoang Le, Weirong Jiang and Viktor K. Prasanna Publisher: IEEE International Symposium on Field-Programmable Custom Computing Machines 2011 Presenter: Yu Hao, Tseng Date: 2013/04/17 1

2 Outline Introduction Algorithm Architecture on FPGA Performance Conclusion 2

3 Introduction The focus of this paper is on achieving significant reduction in memory requirements for the longest prefix-match operation needed in IPv4/v6 lookups. 3

4 Algorithm Definition Any node, for which the path from the root of the trie to that node represents a prefix in the routing table, is called a prefix-node (e.g. N1, N3). 4

5 Algorithm (Cont.) Definition A path connecting two nodes of a trie is called a non-branching path if all the nodes along the path (except the end node) have exactly one child-node (e.g. N4_N5, N12_N13_N14). 5

6 Algorithm (Cont.) Definition The skip-string of each node is defined as the non- branching path of its single child-node, if any. If the node has 2 children, its skip-string is empty (φ). The skip distance is defined as the length of the skip-string. 6

7 Algorithm (Cont.) Definition Nodes with an empty skip-string are called single- node. Otherwise, they are called super-node. Definition The memory footprint is defined as the size of the memory required to store the entire routing table. The terms storage, memory requirement, memory footprint, and storage memory are used interchangeably in this paper. 7

8 Algorithm (Cont.) the skip-distance to be bounded the optimal maximum skip-distance D to be determined to minimize the memory requirement 8

9 Algorithm (Cont.) Single-Prefix Distance-Bounded Path Compression (SP-DBPC) find the non-branching path P calculate the skip-distance d for the current node Let m denote the number of nodes following the current node on path P that can be merged with the current node. The skip-string of the current node is updated. The child-nodes of the last merged node become the child-nodes of the current node. 9

10 Algorithm (Cont.) Single-Prefix Distance-Bounded Path Compression (SP-DBPC) N: the total number of nodes. A: the size of one child pointer in each node D: the maximum skip-distance. H: the size of the next hop information. M: the total memory requirement. L P : the maximum prefix length 10

11 Algorithm (Cont.) 11

12 Algorithm (Cont.) Single-Prefix Distance-Bounded Path Compression (SP-DBPC) 12

13 Algorithm (Cont.) Search in a SP-DBPC trie 1.The skip-string and its skip-distance d are extracted. If d = 0, skip to Step 3. 2.The skip-string is compared with the next d bits of the IP address. If there is no match and the current node is not a prefix-node, then the search is terminated. Otherwise, the next hop information is updated and the search is terminated. 3.If the current node is a prefix-node, then the next hop information is updated and the IP address is left-shifted by (d+1) positions. If a leaf-node is reached, then the search is terminated; otherwise, go back to Step 1. 13

14 Algorithm (Cont.) Multiple-Prefix Distance-Bounded Path Compression (MP- DBPC) 14

15 Algorithm (Cont.) Multiple-Prefix Distance-Bounded Path Compression (MP- DBPC) 15

16 Algorithm (Cont.) 16

17 Algorithm (Cont.) Search in a MP-DBPC trie IP lookup in a MP-DBPC trie is identical to that in the SP-DBPC trie. The only difference is in Step 3, where all the prefixes stored at the node are checked for a match. 17

18 Architecture on FPGA 18

19 Performance 19

20 Performance (Cont.) 20

21 Performance (Cont.) 21

22 Conclusion 1.fast internet link rates up to and beyond 100 Gbps at core routers 2.increase in routing table size at the rate of 25-50K prefixes per year 3.increase in the length of the prefixes from 32 to 128 bits in IPv6 4.compact memory footprint that can fit in the on-chip caches of multi-core and network processors 5.reduction in per-virtual-router storage memory of network virtual routers 22


Download ppt "Memory-Efficient IPv4/v6 Lookup on FPGAs Using Distance-Bounded Path Compression Author: Hoang Le, Weirong Jiang and Viktor K. Prasanna Publisher: IEEE."

Similar presentations


Ads by Google