Presentation is loading. Please wait.

Presentation is loading. Please wait.

Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies.

Similar presentations


Presentation on theme: "Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies."— Presentation transcript:

1 Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies Francisco Trivino, Jose L. Sanchez, Francisco J. Alfaro, Jose Flich 王健宇 2012.10.24

2  Introduction  NoC virtualization  Performance evaluation  Experimental results  Conclusions 2

3  Introduction  NoC virtualization  Performance evaluation  Experimental results  Conclusions 3

4  Chip-mutiprocessors (CMP) are expected in the future  Applications run in CMP increase ◦ Applications share resource, CMP load increase ◦ Affect the performance of applications  Isolate the traffic of different applications to increase applications performance ◦ Partition CMP into several regions 4

5 5

6 6

7  Introduction  NoC virtualization  Performance evaluation  Experimental results  Conclusions 7

8  Partition CMP into several regions  Virtual-regions (VR) ◦ Traffic can not traverse other regions  Virtual-domains (VD) ◦ Message can cross the boundaries of the regions  Logic-Based Distributed Routing (LBDR) 8

9 Virtual-regions (VR) Virtual-domains (VD) 9

10  2 sets of bits per output port ◦ 1 bit per port : connection ◦ 2 bit per port : routing 10

11 11

12  Introduction  NoC virtualization  Performance evaluation  Experimental results  Conclusions 12

13  Simulation environment  System integration  CMP model  Workload  Scenarios 13

14 14 Simics-GEMS

15 15

16 16  A processing element  A router  A private L1 cache  A shared L2 cache  A memory directory bank  A memory controller

17 17

18  PARSEC v2.1 benchmark 18

19  Baseline scenarios  VR/VD scenarios ◦ Divided the CMP in four regions ◦ Each region has the same number of resources ◦ Each application is assigned to one region 19

20 20

21 21

22 22

23 23

24  Introduction  NoC virtualization  Performance evaluation  Experimental results  Conclusions 24

25  Static  Applications start until the first application end (Blackscholes)  Each scenario with 3 different packet injection rates (PIR)  Performance metrics ◦ Execution time ◦ Network latency ◦ Network throughput ◦ Energy consumption ◦ Link utilization 25

26 26 a b c d 24% 18% 25%

27 27 Blackscholes, Swaptions, Streamcluster, Fluidanimate 4% 9% Applications set two

28 28 a b c d 29% 32% 33% 19%

29 29 a b c d 6% 8% 18%

30 30 a b c d 13% 10%

31 31

32 32

33 33

34 34

35  Introduction  NoC virtualization  Performance evaluation  Experimental results  Conclusions 35

36  Improve the performance in CMP  Partition CMP into several regions to isolate the traffic of different applications  Dynamic assign resources is a question 36


Download ppt "Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies."

Similar presentations


Ads by Google