Presentation is loading. Please wait.

Presentation is loading. Please wait.

OASIS NoC Revisited Adam Esch (m5148108). Outline Pre-Research OASIS Overview Research Contributions Remarks OASIS Suggestions Future Work.

Published byRudolf Ferguson Modified over 9 years ago

Similar presentations

Presentation on theme: "OASIS NoC Revisited Adam Esch (m5148108). Outline Pre-Research OASIS Overview Research Contributions Remarks OASIS Suggestions Future Work."— Presentation transcript:

1 OASIS NoC Revisited Adam Esch (m5148108)

2 Outline Pre-Research OASIS Overview Research Contributions Remarks OASIS Suggestions Future Work

3 Pre-Research Before working with OASIS, I had to – Learn Verilog – Adjust to Quartus II/ModelSim – Analyze OASIS

4 OASIS Overview OASIS, just like all other NoCs, has a set of configurable parameters. ParameterDefault Value Network Size4x4 (Mesh) Buffer Depth4 Routing AlgorithmDeterministic XY Flow Control SchemeStall/Go Forwarding MethodWormhole Switching FLIT Size76-bit (12-bit header, 64-bit payload)

5 OASIS Network Each router has five input ports (Local, North, East, South, West) and five STALL/GO links Each router is addressed by its physical location (Y,X) 00102030 01112131 02122232 03132333

6 OASIS Router Each router consists of three important stages – Routing – Switch Allocation – Crossbar Traversal

7 Research I analyzed – resource utilization for different network sizes – transmission latency using a random number generator

8 Resource Utilization Target Devices: – Cyclone II EP2C35F672C6 – Stratix III EP3SL150F1152C2 Flit Payload = 8 bits Design Tools = Quartus II ver 9.1

9 Transmission Latency (1/2)

10 Transmission Latency (2/2) The network behaves similarly in each case Transmitting more FLITS does not have a major effect on latency Packets sent from 01 will always have a longer latency than those sent from 10 because of round robin scheduling

11 Remarks The size of the FLIT payload does not seem to affect latency I was unfortunately unable to implement a random number generator for 3x3 or 4x4 networks, but I expect they would behave the same

12 OASIS Suggestions Deterministic Routing can be improved – Semi-Adaptive Routing is the logical next step As networks become larger, mesh topologies become inefficient – Creating a router ‘hierarchy,’ like the internet employs, is much more efficient Assuming the network size is kept constant, the header length can be shortened. It would save a small number of resources.

13 Future Work I plan to continue research in NoC, semi- independently, when I return to America. From prior studies, I am interested in clustering and subnetting Ordered transmission defeats the purpose of a packet switched network. I would like to study the reorder buffers

Download ppt "OASIS NoC Revisited Adam Esch (m5148108). Outline Pre-Research OASIS Overview Research Contributions Remarks OASIS Suggestions Future Work."

Similar presentations

Interconnection Networks: Flow Control and Microarchitecture.

Interconnection Networks: Flow Control and Microarchitecture.
A Novel 3D Layer-Multiplexed On-Chip Network

A Novel 3D Layer-Multiplexed On-Chip Network
Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.

Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.
IP Fragmentation. MTU Maximum Transmission Unit (MTU) –Largest IP packet a network will accept –Arriving IP packet may be larger IP Packet MTU.

IP Fragmentation. MTU Maximum Transmission Unit (MTU) –Largest IP packet a network will accept –Arriving IP packet may be larger IP Packet MTU.
Page 1 / 14 The Mesh Comparison PLANET’s Layer 3 MAP products v.s. 3 rd ’s Layer 2 Mesh.

Page 1 / 14 The Mesh Comparison PLANET’s Layer 3 MAP products v.s. 3 rd ’s Layer 2 Mesh.
1 Message passing architectures and routing CEG 4131 Computer Architecture III Miodrag Bolic Material for these slides is taken from the book: W. Dally,

1 Message passing architectures and routing CEG 4131 Computer Architecture III Miodrag Bolic Material for these slides is taken from the book: W. Dally,
FPGA Latency Optimization Using System-level Transformations and DFG Restructuring Daniel Gomez-Prado, Maciej Ciesielski, and Russell Tessier Department.

FPGA Latency Optimization Using System-level Transformations and DFG Restructuring Daniel Gomez-Prado, Maciej Ciesielski, and Russell Tessier Department.
A NoC Generation and Evaluation Framework

A NoC Generation and Evaluation Framework
Allocator Implementations for Network-on-Chip Routers Daniel U. Becker and William J. Dally Concurrent VLSI Architecture Group Stanford University.

Allocator Implementations for Network-on-Chip Routers Daniel U. Becker and William J. Dally Concurrent VLSI Architecture Group Stanford University.
Miguel Gorgues, Dong Xiang, Jose Flich, Zhigang Yu and Jose Duato Uni. Politecnica de Valencia, Spain School of Software, Tsinghua University, China, Achieving.

Miguel Gorgues, Dong Xiang, Jose Flich, Zhigang Yu and Jose Duato Uni. Politecnica de Valencia, Spain School of Software, Tsinghua University, China, Achieving.
NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter Final presentation part A Winter 2006.

NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter Final presentation part A Winter 2006.
Network based System on Chip Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.

Network based System on Chip Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
Network based System on Chip Part A Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.

Network based System on Chip Part A Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
Lei Wang, Yuho Jin, Hyungjun Kim and Eun Jung Kim

Lei Wang, Yuho Jin, Hyungjun Kim and Eun Jung Kim
NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter PART A Midterm presentation Winter 2006.

NETWORK ON CHIP ROUTER Students : Itzik Ben - shushan Jonathan Silber Instructor : Isaschar Walter PART A Midterm presentation Winter 2006.
Predictive Load Balancing Reconfigurable Computing Group.

Predictive Load Balancing Reconfigurable Computing Group.
ACN: Congestion Control1 Congestion Control and Resource Allocation.

ACN: Congestion Control1 Congestion Control and Resource Allocation.
Issues in System-Level Direct Networks Jason D. Bakos.

Issues in System-Level Direct Networks Jason D. Bakos.
Low-Latency Virtual-Channel Routers for On-Chip Networks Robert Mullins, Andrew West, Simon Moore Presented by Sailesh Kumar.

Low-Latency Virtual-Channel Routers for On-Chip Networks Robert Mullins, Andrew West, Simon Moore Presented by Sailesh Kumar.
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.

Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.

Similar presentations

Ads by Google