Presentation is loading. Please wait.

Presentation is loading. Please wait.

CS2100 Tutorial #9 The Processor: Datapath and Control (Aaron Tan)

Published byJasper Turner Modified over 8 years ago

Similar presentations

Presentation on theme: "CS2100 Tutorial #9 The Processor: Datapath and Control (Aaron Tan)"— Presentation transcript:

1 CS2100 Tutorial #9 The Processor: Datapath and Control (Aaron Tan)

2 lw $24, 0($15) Q1(i) 100011 01111 11000 0000000000000000 R[rt] = M[R[rs]+SignExtImm] Registers FileALUData Memory RR1RR2WRWDOpr1Opr2AddrWD RegDest RegWrite ALUSrc MemRead MemWrite MemToReg Branch ALUop ALUcontrol $15$24 0 MEM([$15]+0)[$15]0[$15]+0 [$24] 1 1 1 0 1 0 00 0010 Next PC value = PC + 4

3 beq $1, $3, 12 Q1(ii) 000100 00001 00011 0000000000001100 If (R[rs]==R[rt]) PC=PC+4+BrAddr Registers FileALUData Memory RR1RR2WRWDOpr1Opr2AddrWD RegDest RegWrite ALUSrc MemRead MemWrite MemToReg Branch ALUop ALUcontrol $1$3 $3 or $0 X [$1]-[$3] or random [$1][$3][$1]-[$3] [$3] 0 0 0 0 X 1 01 0110 Next PC value = PC + 4 or (PC+4) + (12×4)

4 sub $25, $20, $5 Q1(iii) 000000 10100 00101 11001 00000 100010 R[rd] = R[rs] – R[rt] Registers FileALUData Memory RR1RR2WRWDOpr1Opr2AddrWD RegDest RegWrite ALUSrc MemRead MemWrite MemToReg Branch ALUop ALUcontrol $20$5$25 1 [$20] – [$5][$20][$5][$20] – [$5] [$5] 1 0 0 0 0 0 10 0110 Next PC value = PC + 4

5 Q2(a) AND instruction Inst-Mem (400)Reg.File (200) Control (100) MUX (ALUSrc) (30) ALU (120) MUX (MToR) (30) Reg.File (200) Not critical path 400+200+30+120+30+200 = 980ps

6 Q2(b) LW instruction Inst-Mem (400)Reg.File (200) Control (100) ALU (120) MUX (MToR) (30) Reg.File (200) Not critical path 400+200+120+350+30+200 = 1300ps Why is MUX (ALUSrc) not included this time? DataMem (350)

7 Q2(c) BEQ instruction Inst-Mem (400)Reg.File (200) Control (100) ALU (120) AND (20) Not critical path 400+200+30+120+20+30 = 800ps MUX (ALUSrc) (30) MUX (PCSrc) (30) How about the green path: PC  Adder  MUX (PCSrc)? How about the purple path: Inst.Mem  SignExt  LeftShift  Adder  MUX(PCSrc)?

8 Q3 0 1 1 0 Correct Wrong Lab #9: sayHi.asm

9 A spare diagram for your use.

Download ppt "CS2100 Tutorial #9 The Processor: Datapath and Control (Aaron Tan)"

Similar presentations

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 313 - Computer Organization Lecture 13 - A Verilog.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 13 - A Verilog.
Pipeline Example: cycle 1 lw R10,9(R1) sub R11,R2, R3 and R12,R4, R5 or R13,R6, R7.

Pipeline Example: cycle 1 lw R10,9(R1) sub R11,R2, R3 and R12,R4, R5 or R13,R6, R7.
Microprocessor Design Multi-cycle Datapath Nia S. Bradley Vijay.

Microprocessor Design Multi-cycle Datapath Nia S. Bradley Vijay.
EECE476 Lecture 7: Single-Cycle CPU Instruction Processing & Control Chapter 5, Sections 5.3, 5.4 The University of British ColumbiaEECE 476© 2005 Guy.

EECE476 Lecture 7: Single-Cycle CPU Instruction Processing & Control Chapter 5, Sections 5.3, 5.4 The University of British ColumbiaEECE 476© 2005 Guy.
The Processor: Datapath & Control

The Processor: Datapath & Control
CMPUT 329 - Computer Organization and Architecture II1 CMPUT229 - Fall 2003 TopicE: Building a Data Path and a Control Path for a Microprocessor José Nelson.

CMPUT Computer Organization and Architecture II1 CMPUT229 - Fall 2003 TopicE: Building a Data Path and a Control Path for a Microprocessor José Nelson.
331 Lec 14.1Fall 2002 Review: Abstract Implementation View  Split memory (Harvard) model - single cycle operation  Simplified to contain only the instructions:

331 Lec 14.1Fall 2002 Review: Abstract Implementation View  Split memory (Harvard) model - single cycle operation  Simplified to contain only the instructions:
CMPUT 329 - Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicH: Building a Data Path and a Control Path for a Microprocessor José Nelson.

CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicH: Building a Data Path and a Control Path for a Microprocessor José Nelson.
CS 61C discussion 11 (1) Jaein Jeong 2002 Draw the data path: ADD or SUB Clk 555 RwRaRb 32 32-bit Registers Extender Clk WrEn Adr Data Memory ALU Instruction.

CS 61C discussion 11 (1) Jaein Jeong 2002 Draw the data path: ADD or SUB Clk 555 RwRaRb bit Registers Extender Clk WrEn Adr Data Memory ALU Instruction.
The Datapath Andreas Klappenecker CPSC321 Computer Architecture.

The Datapath Andreas Klappenecker CPSC321 Computer Architecture.
CS61C L27 Single Cycle CPU Control (1) Garcia, Fall 2006 © UCB Wireless High Definition?  Several companies will be working on a “WirelessHD” standard,

CS61C L27 Single Cycle CPU Control (1) Garcia, Fall 2006 © UCB Wireless High Definition?  Several companies will be working on a “WirelessHD” standard,
The Processor: Datapath & Control. Implementing Instructions Simplified instruction set memory-reference instructions: lw, sw arithmetic-logical instructions:

The Processor: Datapath & Control. Implementing Instructions Simplified instruction set memory-reference instructions: lw, sw arithmetic-logical instructions:
Chapter 4 Sections 4.1 – 4.4 Appendix D.1 and D.2 Dr. Iyad F. Jafar Basic MIPS Architecture: Single-Cycle Datapath and Control.

Chapter 4 Sections 4.1 – 4.4 Appendix D.1 and D.2 Dr. Iyad F. Jafar Basic MIPS Architecture: Single-Cycle Datapath and Control.
Supplementary notes for pipelining LW ____,____ SUB ____,____,____ BEQ ____,____,____ ; assume that, condition for branch is not satisfied OR ____,____,____.

Supplementary notes for pipelining LW ____,____ SUB ____,____,____ BEQ ____,____,____ ; assume that, condition for branch is not satisfied OR ____,____,____.
Gary MarsdenSlide 1University of Cape Town Chapter 5 - The Processor  Machine Performance factors –Instruction Count, Clock cycle time, Clock cycles per.

Gary MarsdenSlide 1University of Cape Town Chapter 5 - The Processor  Machine Performance factors –Instruction Count, Clock cycle time, Clock cycles per.
Computer Organization CS224 Chapter 4 Part b The Processor Spring 2010 With thanks to M.J. Irwin, T. Fountain, D. Patterson, and J. Hennessy for some lecture.

Computer Organization CS224 Chapter 4 Part b The Processor Spring 2010 With thanks to M.J. Irwin, T. Fountain, D. Patterson, and J. Hennessy for some lecture.
CS2100 Computer Organisation

CS2100 Computer Organisation
Computer Architecture and Design – ECEN 350 Part 6 [Some slides adapted from A. Sprintson, M. Irwin, D. Paterson and others]

Computer Architecture and Design – ECEN 350 Part 6 [Some slides adapted from A. Sprintson, M. Irwin, D. Paterson and others]
CS3350B Computer Architecture Winter 2015 Lecture 5.7: Single-Cycle CPU: Datapath Control (Part 2) Marc Moreno Maza www.csd.uwo.ca/Courses/CS3350b [Adapted.

CS3350B Computer Architecture Winter 2015 Lecture 5.7: Single-Cycle CPU: Datapath Control (Part 2) Marc Moreno Maza [Adapted.
1 A single-cycle MIPS processor  An instruction set architecture is an interface that defines the hardware operations which are available to software.

1 A single-cycle MIPS processor  An instruction set architecture is an interface that defines the hardware operations which are available to software.

Similar presentations

Ads by Google