Presentation is loading. Please wait.

Presentation is loading. Please wait.

Penn ESE370 Fall2010 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 10, 2010 Energy and Computation.

Similar presentations


Presentation on theme: "Penn ESE370 Fall2010 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 10, 2010 Energy and Computation."— Presentation transcript:

1 Penn ESE370 Fall2010 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 10, 2010 Energy and Computation

2 Question Do we have to spend energy in order to compute? –What is the lower-bound on energy required to perform a computation? Penn ESE370 Fall2010 -- DeHon 2

3 Minimum Energy Single bit gate output –Set from previous value to 0 or 1 –Reduce state space by factor of 2 –Entropy:  S= k×ln(before/after)=k×ln2 –Energy=T  S=kT×ln(2) Setting a bit costs at least kT×ln(2) Penn ESE370 Fall2010 -- DeHon 3 Day 32

4 Today Thermodynamics Information and Energy Reversibility Adiabatic Logic Adiabatic Pipelines Penn ESE370 Fall2010 -- DeHon 4

5 Second Law of Thermodynamics Entropy in closed system increases: –  S≥0 –Entropy is a measure of disorder –Move from order to disorder Heat does not move from cold areas to hot areas –Systems tend to equilibrium Penn ESE370 Fall2010 -- DeHon 5

6 Entropy Measure of disorder of a system Proportional to – logarithm of the number of microscope states (arrangements of atoms, electrons…) that can give rise to macroscopic observation of state Penn ESE370 Fall2010 -- DeHon 6

7 Example 2 electrons Attached to any of 128 atoms –(e.g. conduction band) Equilibrium: –States each could be in any of 128 positions (128*127/2)=8128 –log 2 (8128)=13 Constrain both to be on left 64 –States both on left (64*63/2)=2116 –Smaller Entropy  more order –log 2 (2116)=11 Penn ESE370 Fall 2010 -- DeHon 7

8 Information Information standpoint –knowing both on left 64 –provides 2 bits of information 6 bits = log(64) to describe each position instead of log(128)=7 In fact we quantify how unknown a bitstream as information entropy Penn ESE370 Fall2010 -- DeHon 8

9 Entropy & Information Entropy proportional to Information Content –Pun? Thermodyanic Entropy vs. Information Entropy –Both defined as log(possibilities) If equally likely Reducing the information content –Reduces entropy  requires energy proporational to change in entropy Penn ESE370 Fall2010 -- DeHon 9

10 Computation Creates order Take an output at any value and set it to a specific value –Decreases entropy Bit set costs at least kT×ln(2) Penn ESE370 Fall2010 -- DeHon 10

11 Discard Information More specifically: Discarding Information is what must cost thermodynamic energy  S proportional to change in information content Penn ESE370 Fall2010 -- DeHon 11

12 Idea Don’t discard information Make changes that preserve the size of the state space –Preserve information All state transforms must be reversible Penn ESE370 Fall2010 -- DeHon 12

13 Scale Change Going to change scale –From configuration of atoms –To configurations of bits Macroscale information Necessary that macroscale information preservation hold –For microstate information not to shrink Not sufficient by itself Our concern is lower bounds Penn ESE370 Fall2010 -- DeHon 13

14 Idea Don’t discard information Make changes that preserve the size of the state space –Preserve information All state transforms must be reversible Penn ESE370 Fall2010 -- DeHon 14

15 Reversible Operation Irreversible –C=AND(A,B) 4 states collapse to 2 Reversible –C=XOR(A,B), with D=A –AB: 00  CD: 00 –AB: 01  CD: 10 –AB: 10  CD: 11 –AB: 11  CD: 01 Penn ESE370 Fall2010 -- DeHon 15

16 Reversible Operation Irreversible –C=AND(A,B) with D=A Only 3 states –(C=0,D=1) (C=1,D=1) (C=0,D=0) –C=1,D=0 cannot happen Given C=0, D=0, cannot reconstruct B Reversible –C=/A –C=XOR(A,B), with D=A –D=XOR(A&B,C) with E=A, F=B Penn ESE370 Fall2010 -- DeHon 16

17 Computational State Transform Need to look at larger state than single result bit –To assess information preservation Typical operations are not information preserving –Group common cases together E.g. AND(A,B), OR(A,B) Penn ESE370 Fall2010 -- DeHon 17

18 Penn ESE680-002 Spring2007 -- DeHon 18 Three Reversible Logic Primitives Controlled NOT Controlled Controlled NOT

19 Penn ESE680-002 Spring2007 -- DeHon 19 Universal Primitives These primitives –Universal –Reversible If keep all the intermediates they produce –Discard no information –Can run computation in reverse

20 Reversible Half Adder Penn ESE370 Fall2010 -- DeHon 20 A B 0 A & B XOR(A,B) A

21 Penn ESE680-002 Spring2007 -- DeHon 21 Cleaning Up Can keep “erase” unwanted intermediates with reverse circuit –Must “uncompute” the value

22 Reversible Computing In principal –Reversible operations do not need to discard energy Does not violate necessary conditions for energy consumption in thermodynamics Restricting ourselves to reversible operations –Does not limit what we can compute FYI –Reversibility required for Quantum Computing Penn ESE370 Fall2010 -- DeHon 22

23 Adiabatic Adiabatic – a thermodynamic process without heat transfer Penn ESE370 Fall2010 -- DeHon 23

24 Adiabatic Logic SCRL Split-Level Charge Recovery Logic (Younis and Knight – ISLPED 1994) Penn ESE370 Fall2010 -- DeHon 24

25 Penn ESE680-002 Spring2007 -- DeHon 25 SCRL Inverter  ’s, nodes, at V dd /2 P1 at ground Slowly turn on P1 Slow split  ’s Slow turn off P1’s Slow return  ’s to V dd /2

26 Penn ESE680-002 Spring2007 -- DeHon 26 SCRL Inverter Basic operation –Set inputs –Split rails to compute output adiabatically –Isolate output –Bring rails back together Have transferred input (logic) to output Still need to worry about resetting output adiabatically

27 Penn ESE680-002 Spring2007 -- DeHon 27 SCRL Controlled NOT Same basic idea works for any gate –Set inputs –Adiabatically switch output –Isolate output –Reset power rails

28 Penn ESE680-002 Spring2007 -- DeHon 28 SCRL Cascade Cascade like domino logic –Compute phase 1 –Compute phase 2 from phase 1… –Control Clock/power phases How do we restore the output?

29 Penn ESE680-002 Spring2007 -- DeHon 29 SCRL Pipeline We must uncompute the logic –Forward gates compute output –Reverse gate restore to V dd /2

30 Penn ESE680-002 Spring2007 -- DeHon 30 SCRL Pipeline P1 high (F1 on; F1 reset (F2 -1 ) off)  1 split: a=F1(a0)  2 split: b=F2(F1(a0)) F2 -1 (F2(F1(a0))=a P1 low – now F2 -1 drives a –But to same value already set no voltage difference F1 restore by  1 converge …restore F2 Use F2 -1 to restore a to V dd /2 adiabatically

31 Adiabatic Pipeline Drive Forward Hand off control of node to reverse computation from forward path Allows earlier gates to reset for next operation –So can insert next value into pipeline –While previous value still traversing pipe Penn ESE370 Fall2010 -- DeHon 31

32 SCRL Pipeline Penn ESE370 Fall2010 -- DeHon 32 b

33 Penn ESE680-002 Spring2007 -- DeHon 33 SCRL Rail Timing

34 Penn ESE680-002 Spring2007 -- DeHon 34 SCRL Requires Reversible Gates to uncompute each intermediate –Macroscopic energy saving does require reversibility we derived for microscale thermodynamics All switching (except IO) is adiabatic Dissipate energy proportional to –Bits discarded at pipeline I/O –Speed of operation

35 Reversible Processor Pendulum (Vieri) at MIT Preserves enough information so every instruction reversible –E.g. Memory operation is an exchange Penn ESE370 Fall2010 -- DeHon 35

36 Critical Questions Same as adiabatic switching –Can contain losses enough to come out ahead? Leakage Resistive losses –High enough Q resonators? Penn ESE370 Fall2010 -- DeHon 36

37 Ideas In principal, can compute without energy Costs energy to discard information –So don’t do that –…or do as little as possible Demands reversibility Reversible computation can be universal Can apply idea to CMOS Penn ESE370 Fall2010 -- DeHon 37

38 Final Comprehensive – everything Specific things you might expect –Energy and Delay estimation Logic and interconnect Elmore and wire delay –Driving RC wires and C loads –Precharge and Clocking –Memories –Crosstalk and Noise –Variation –Transmission Lines Penn ESE370 Fall2010 -- DeHon 38

39 Admin Review Monday –Select Time Monday 5—7pm (likely in Ketterer) Andre office hours Tuesday Penn ESE370 Fall2010 -- DeHon 39

40 Feedback Topics –Omitted (hoped to see) –Should have spent more time on –Should have spent less time on Penn ESE370 Fall2010 -- DeHon 40


Download ppt "Penn ESE370 Fall2010 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 10, 2010 Energy and Computation."

Similar presentations


Ads by Google