Presentation is loading. Please wait.

Presentation is loading. Please wait.

Implementation and Test of the First- Level Global Muon Trigger of the CMS Experiment Hannes Sakulin 1), 2), Anton Taurok 2) 1) CERN 2) Institute for High.

Published byMolly Gallagher Modified over 9 years ago

Similar presentations

Presentation on theme: "Implementation and Test of the First- Level Global Muon Trigger of the CMS Experiment Hannes Sakulin 1), 2), Anton Taurok 2) 1) CERN 2) Institute for High."— Presentation transcript:

1 Implementation and Test of the First- Level Global Muon Trigger of the CMS Experiment Hannes Sakulin 1), 2), Anton Taurok 2) 1) CERN 2) Institute for High Energy Physics, Vienna, Austria 11 th Workshop on Electronics for LHC Experiments Heidelberg 13 th September, 2005 URL of this presentation: http://wwwhephy.oeaw.ac.at/p3w/cms/trigger/globalMuonTrigger/trans/GMT_LECC_13Sep2005.pdf

2 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 2 CMS Detector and the Muon System Drift-Tube chambers (DT) - 4 stations in muon barrel - 12 (8) DT layers per station - 4 stations in muon barrel - 12 (8) DT layers per station Cathode Strip Chambers (CSC) - 4 stations in muon endcaps - 6 CSC layers per station Resistive Plate Chambers (RPC) - 6 layers in muon barrel - 6 layers in muon barrel - 4 layers in muon endcaps - 4 layers in muon endcaps Iron Yoke Superconducting Coil Tracker Electromagnetic Calorimeter Hadronic Calorimeter

3 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 3 CMS Level-1 Trigger  Optimal Combination  Cancel out duplicates  Best four muons  Calo confirmation + isolation  Trigger Algorithms (max. 128 in parallel) 1 , 2 , 1  +1e, 1e, 2e,  +j …topological 1 , 2 , 1  +1e, 1e, 2e,  +j …topological  Only place where thresholds are applied max. 100 kHz L1 Accept Pipelined 40 MHz, Latency < 3.2  s HFHCALECAL RPCCSCDT DT local trigger CSC local trigger DT Track Finder CSC Track Finder Pattern comparator trigger Global Calorimeter Trigger Global Muon Trigger L1 Global Trigger Regional Calorimeter Trigger 4  4+4  4  (with MIP/ISO bits) MIP+ Quiet bits e/ , j, E T, E t miss, … Calorimeter Trigger Muon Trigger

4 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 4 Global Muon Trigger Overview Output: 8 bit , 6 bit , 5 bit p T, 2 bits charge/synch, 3 bit quality, MIP bit, Isolation bit Inputs: 8 bit , 6 bit , 5 bit p T, 2 bits charge, 3 bit quality, 1 bit halo/  fine-coarse Best 4  4  RPC brl 4  DT 4  CSC 4  RPC fwd 252 MIP bits 252 Quiet bits

5 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 5 Global Muon Trigger Tasks  Synchronizing  Matching (based on ,  ) & Pairing of DT & brlRPC, CSC & fwdRPC  Merging parameters  Converting scales (  )  Detecting ghosts, fake triggers  Canceling out duplicated candidates in the overlap region  Propagating to calorimeter for MIP bit assignment / to vertex for ISO bit assignment  Ranking & Sorting

6 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 6 Global Muon Trigger Simulation Cancel ghosts barrel / endcap overlap region Optimal combination Project to Calorimeter assign MIP, ISO Determine best four muons sort by rank 5% <0.1%  muon, calo pTpT  GMT selec tion    Rate kHz at 14 GeV/c OR98.15.4 SMART 97.32.9 AND87.42.0 rates for L=2x10 33 cm -2 s - 1

7 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 7 VME Boards & Data flow PSB-9U Pipeline Synchronizing Buffer GMT-9U 16 STP cables, SCSI connectors 512 bit @ 40 MHz Muon candidates (16) MIP and Quiet bits RPC-Trigger CSC Trigger DT Trigger RPC Trigger backplane GTL+ 52 bit @ 80 MHz Best 4 muons Global Trigger Backplane connection GTL+, 360 bit @ 80 MHz point-to-point Global Calorimeter Trigger 12 cables x 2 pairs 252 bit @ 80 MHz sent on 1.4 Gbit/s serial links backplane serial link max. 28 bit @ 40 MHz sent at 280 MHz Event records (3072 bits / trigger) to DAQ via front- end card

8 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 8 GMT 9U VME Board

9 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 9 GMT 9U VME Board VME 64x Interface Altera ACEX SORT VirtexII-2000 ROP& Control VirtexII-2000 Logic fwd VirtexII-3000 Logic brl VirtexII-3000 MIP/ISO brl VirtexII-3000 MIP/ISO fwd VirtexII-3000 Input fwdRPC VirtexII-1500 Input CSC VirtexII-1500 Input DT VirtexII-1500 Input brlRPC VirtexII-1500 Input Board 12 SCSI connectors LVDS receivers 10x Xilinx Virtex-II FPGA on mezzanines XC18V04 PROMs mounted under the mezzanines up to 4 per FPGA JTAG Xilinx JTAG Altera Channel Link for readout Power Supply +Cooling Clock distribution Readout Processor VME Interface JTAG via VME Simu & Spy Control Board Control

10 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 10 Mezzanine board for BF957  For Xilinx Virtex-II-2000, -3000, -4000  Connectors  2x Samtec MIT-076-L-D (up, down)  2x Samtec MIT-095-L-D (left, right)  50  impedance  Used for all FPGAs on the GMT Logic Board except Input FPGAs

11 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 11 Front Panel

12 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 12 Input Board + Front Panel Edge connectors B25 Z-pack 2 mm (Tyco AMP)

13 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 13 GMT in the Global Trigger Crate In three slots behind the GMT front panel GMT Logic Board 3 Pipeline Sync. Boards Global Trigger Crate Special wide input board parallel to front panel Global Trigger Boards and Trigger Control System housed in same crate Space for cables

14 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 14 FPGA Development GMT LUT X Lookup Method Cadence NCSIM Xilinx ISE 6.3 Synplify 7.3 VHDL Behavioral simulation Gate level simulation Chip configuration VHDL generated by LUT Framework Synthesis Implementation Concurrent Versions System to manage VHDL code CVS Server “Build System” most of design flow scripted with Makefiles Automated tests verify functionality after every change cross-check with C++ simulation look-up tables C++ GMT LUT X Lookup Method

15 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 15 FPGA Development  Example: Forward Logic FPGA  Xilinx XC2V3000  464 chip inputs/outputs used  92/96 18 kbit memory blocks used  75 % of chip resources used Developed VHDL Cross-checked with C++ simulation Synthesized + Implemented Verified on-board Design of all 10 FPGAs now finished GMT Forward Logic FPGA

16 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 16 GMT functional tests (I)  Test features in hardware  Simulation RAMs in Input FPGAs (and in MIP/ISO Assignment FPGAs)  Spy RAMs in Sort FPGA  Synchronous start through ROP & Control chip  Can test sequences at 40 MHz  Bitwise compatible C++ simulation  Part of CMS simulation software (ORCA)  Can save simulated GMT input and GMT output in hardware representation  Common configuration of simulation model and hardware  Configuration of simulation model can be transformed into hardware configuration (look-up-table and register contents)  Hardware test with simulated physics samples

17 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 17 GMT Online Software Overview GMTDriver Hardware Access Library JTAG Access Library GMTBoard GMTChip Board/Chip structure GMTChip GMTConfigurator GMTTester GMTTest GMTMonitor Main GMT Functions level GMTFirmwareLoader GMTLUTHandlerGMTBoardController GMTSimuSpyHandlerGMTConfigRegHandler GMTInputMonitor GMTErrorMonitor Basic services level Facade GMTEvent GMTEventReader L1MuGMTLUT Used by command line interface or by Trigger Supervisor

18 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 18 GMT functional tests (II) SORT ROP& Control Logic fwd Logic brl MIP/ISO brl MIP/ISO fwd Input fwdRPC Input CSC Input DT Input brlRPC Simulated data sequence loaded into simulation RAMs 4k events (by VME) Result “spied” in Spy RAM (by VME) Muon Data connections tested Cancel-out links tested VME access to all chips tested Simulated MIP/ISO bits (assignment result) Synchronous test start controlled by ROP&Control

19 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 19 GMT functional test results  VME access to all chips tested  Hardware timing verified  Test works at 40 MHz  Main muon data path tested  Input FPGAs  Logic FPGAs  Sort FPGAs  Several bad connections (single bits) identified  Due to soldering problems at mezzanine connectors Most problems solved (re-soldering) Remaining/future problems can be fixed by re-routing through spare signal lines between FPGAs  To be tested …  Data path Input FPGAs  MIP/ISO Assignment FPGAs  MIP/Quiet bits from PSBs to GMT (over backplane)  GMT result to GT (over backplane)  Readout records to Frontend Card (over backplane)

20 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 20 CSC-GMT Interconnection Test Vienna, January 2005  Objective  Test connection between CSC Trigger Muon Sorter and GMT  Test GMT input stage  Setup  Common clock source: TTCex module with optical outputs (in 6U crate)  CSC Trigger crate  Clock and Control Board (CCB) with TTCrm optical clock receiver mezzanine  Muon Sorter (MS)  SBS620 VME controller  Global Trigger / Global Muon Trigger Crate  Timing (TIM6U) board with TTCrm optical clock receiver mezzanine  Global Muon Trigger (GMT)  TTCvi board to create periodic bunch counter reset every 3564 th bx  SBS620 VME controller  4 cables: shielded twisted pair, 34 pairs, halogen free length: 11 m (max length in final system: 10 m)

21 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 21 CSC-GMT Interconnection Test

22 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 22 CSC-GMT Interconnection Test  Test Patterns  “Running one” pattern  Random Pattern  Test setups  Muon Sorter outputs connected to CSC0.. CSC3 inputs of GMT  Muon Sorter outputs connected to DT0..3, brl-RPC0..3, fwd-RPC0..3 inputs  Muon Sorter outputs connected to CSC0, DT0, brl-RPC0, fwd-RPC0 inputs  GMT Input sampling  At 160 MHz (4x per bx)  Detect switching time of input signal  Result: Switching always occurred at same phase. Stable clock relationship  Compare logic in GMT firmware  Store reference sequence in RAM (500 words)  Continuously compare incoming patterns with reference and count errors  Can perform long-term tests at maximum speed

23 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 23 CSC-GMT Interconnection Test  Result  Test with pseudo-random data running for 16 hrs  3.8 x 10 13 bits transferred  No errors observed  GMT inputs for all regional muon triggers tested

24 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 24 Summary  CMS has three muon systems. All three are used in the L1 Trigger  Regional Muon Triggers find muon candidates  Global Muon Trigger combines these candidates  finds the best 4 overall candidates  correlates with calorimeter information  many advantages (proven by extensive simulation studies)  Higher efficiency  Better rate handling  Lower ghosting  Hardware development is now compete  Single 9U GMT Logic Board + 3 PSB Input boards  10 Xilinx Virtex-II FPGAs on mezzanines  Firmware design complete (based on VHDL model)  Online-Software development well underway  Performed functional tests (more to come)  Successful interconnection test with CSC Trigger Many thanks to the HEPHY Electronics team: Michael Padrta Kurt Kastner Herbert Bergauer

25 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 25 Backup Slides

26 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 26 GMT Logic Board

27 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 27 FPGA Development: Logic FPGA  Many Functions implemented as Look-Up Tables  Flexible: GMT can be adapted to characteristics of regional trigger systems  Xilinx Block RAM and distributed RAM  6.. 14 bits input (addr) 1.. 18 bits output (data)  In Logic FPGA:  14 types of LUTs  52 sets of default values  > 200 LUT instances  Need system to handle LUTs GMT Forward Logic FPGA

28 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 28 Types of Look-Up-Tables in GMT  MIP & ISO assignment FPGA: 4 types of LUTs, (32 sets of default values)   -conversion 6 to 4 bits   projection stage 1   projection stage 2   projection  Logic FPGA: 14 types of LUTs, (52 sets of default values)  Matching Unit  Delta-  calculation  Match quality  Cancel-Out Unit  Overlap  conversion (6 to 4 bits for match unit inside cancel-out unit)  Cancel-Out Unit Delta-  calculation  Sort Rank Unit  Sort-Rank pt-q  Sort-Rank  -q  Sort-Rank  -   Sort Rank combine  Merge Rank Unit  Merge-Rank pt-q  Merge-Rank  -q  Merge-Rank  -   Merge-Rank combine  Muon Merger Unit  Pt mixing  Unit conversion   -conversion (input to output)  Different default values for each LUT type for DT, CSC, brlRPC, fwdRPC or combinations thereof  Different default values for each LUT type for DT, CSC, brlRPC, fwdRPC or combinations thereof  Need system to handle LUTs

29 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 29 Firmware Test: Data Flow  Cross-check of ORCA simulation with FPGA firmware & GMT board  Single type of hardware test file for all chips and for GMT board  All GMT inputs & outputs  Intermediate results at various points in GMT  So far tested Logic FPGAs and MIP and ISO Assignment FPGAs  Higgs  4  events  Full agreement with ORCA ORCA DT CSC RPC Calo GMT GT HW Testfile digi GMT Inputs GMT Outputs intermediate results VHDL test bench (for single chip or entire GMT) Chip or entire GMT VHDL Behavioral / Gate Level stimuliOutput signals Intermediate signals hits

30 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 30 Automated testing of VHDL code  Example (continued). /GMT > cvs co -r MIAU_timesim_works_03Jun2003 GMT (check out code) /GMT > cd src/MipIsoAU/test /GMT > gmake test_miau (analyze + elaborate VHDL, simulate & check using default dataset). -------------------- checking event nr 15 -------------------- Simulated PHI SELECTBITS : 8192 0 0 0 8192 0 0 0 12288 0 0 0 12288 0 0 0 form ORCA PHI SELECTBITS : 8192 0 0 0 8192 0 0 0 12288 0 0 0 12288 0 0 0 Simulated ETA SELECTBITS : 256 0 0 0 256 0 0 0 384 0 0 0 384 0 0 0 from ORCA ETA SELECTBITS : 256 0 0 0 256 0 0 0 384 0 0 0 384 0 0 0 Simulated MIP/ISO bits : DTMIP: 0 0 0 0, RPCMIP: 0 0 0 0, DTISO: 1 0 0 0, RPCISO: 1 0 0 0 From ORCA MIP/ISO bits : DTMIP: 0 0 0 0, RPCMIP: 0 0 0 0, DTISO: 1 0 0 0, RPCISO: 1 0 0 0. **** all tests succeeded. ncsim: *W,RNQUIE: Simulation is complete. ncsim> exit /GMT >

31 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 31 Selection of low-quality unconfirmed muons Efficiency and Trigger Rates 50 % GMT smart: 2.9 kHz GMT OR: 5.4 kHz GMT AND: 2.0 kHz GMT Efficiency ORCA 6.2.3 simulation  100 % trigger rate from min. bias threshold 14 GeV/c Efficiency DT CSC RPC 0 % 100 % GMT smart

32 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 32 Efficiency versus Pseudorapidity GMT smart DT CSC RPC  Single muon sample (both charges): 2.5 < p T < 100 GeV/cNo p T threshold applied ORCA 6.2.3 simulation

33 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 33 Selection of low-quality unconfirmed muons Efficiency and Trigger Rates 50 % GMT smart: 97.3 % GMT OR: 98.1 % GMT AND: 87.4 % Single Muon Trigger Rate L=2x10 33 cm -2 s -1 from min. bias GMT smart: 2.9 kHz GMT OR: 5.4 kHz GMT AND: 2.0 kHz All values for |  | < 2.1 @ 14 GeV/c Efficiency 14 ORCA 6.2.3 simulation

34 LECC 2005 Heidelberg, 13 th September 2005 Hannes Sakulin CERN / HEPHY Vienna Implementation and Test of the First-Level Global Muon Trigger of CMS 34 Mezzanine connectors

Download ppt "Implementation and Test of the First- Level Global Muon Trigger of the CMS Experiment Hannes Sakulin 1), 2), Anton Taurok 2) 1) CERN 2) Institute for High."

Similar presentations

Http://wwwhephy.oeaw.ac.at/p3w/cms/trigger.

CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.

CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.
8th Workshop on Electronics for LHC Experiment, Colmar, France, 10 Sep. 2002 R.Ichimiya, ATLAS Japan 1 Sector Logic Implementation for the ATLAS Endcap.

8th Workshop on Electronics for LHC Experiment, Colmar, France, 10 Sep R.Ichimiya, ATLAS Japan 1 Sector Logic Implementation for the ATLAS Endcap.
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.

Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
CSC Muon Trigger September 16, 2003 CMS Annual Review 1 Current Status of CSC Trigger Elements – Quick Summary Jay Hauser, with many slides from Darin.

CSC Muon Trigger September 16, 2003 CMS Annual Review 1 Current Status of CSC Trigger Elements – Quick Summary Jay Hauser, with many slides from Darin.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)

DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
US CMS DOE/NSF Review: June 2002, Darin Acosta, University of Florida1 Muon Track-Finder Trigger Darin Acosta University of Florida June, 2002.

US CMS DOE/NSF Review: June 2002, Darin Acosta, University of Florida1 Muon Track-Finder Trigger Darin Acosta University of Florida June, 2002.
Vienna Group Trigger Meeting CERN, 6 Dec. 2005 Presented by Claudia-Elisabeth Wulz Global Muon Trigger Global.

Vienna Group Trigger Meeting CERN, 6 Dec Presented by Claudia-Elisabeth Wulz Global Muon Trigger Global.
CHEP March, 2003. B. Scurlock, University of Florida1 D. Acosta, V. Golovtsov, M. Kan, A. Madorsky, B. Scurlock, H. Stoeck, L. Uvarov, S.M. Wang University.

CHEP March, B. Scurlock, University of Florida1 D. Acosta, V. Golovtsov, M. Kan, A. Madorsky, B. Scurlock, H. Stoeck, L. Uvarov, S.M. Wang University.
The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,

The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,

Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.

Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
An Asynchronous Level-1 Tracking Trigger for Future LHC Detector Upgrades A. Madorsky, D. Acosta University of Florida/Physics, POB 118440, Gainesville,

An Asynchronous Level-1 Tracking Trigger for Future LHC Detector Upgrades A. Madorsky, D. Acosta University of Florida/Physics, POB , Gainesville,
LECC 2004 – Boston – September 13 th L.Guiducci – INFN Bologna 1 The Muon Sorter in the CMS Drift Tubes Regional Trigger G.M. Dallavalle, Luigi Guiducci,

LECC 2004 – Boston – September 13 th L.Guiducci – INFN Bologna 1 The Muon Sorter in the CMS Drift Tubes Regional Trigger G.M. Dallavalle, Luigi Guiducci,
Printed by www.postersession.com Topical Workshop on Electronics for Particle Physics TWEPP-08, Naxos, Greece / 15-19 September 2008 MEZZANINE CARDS FOR.

Printed by Topical Workshop on Electronics for Particle Physics TWEPP-08, Naxos, Greece / September 2008 MEZZANINE CARDS FOR.
Vienna Group Trigger Meeting CERN, 18 July 2006 Presented by Claudia-Elisabeth Wulz Global Muon Trigger Global.

Vienna Group Trigger Meeting CERN, 18 July 2006 Presented by Claudia-Elisabeth Wulz Global Muon Trigger Global.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.

U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
RPC PAC Trigger system installation and commissioning How we make it working… On-line software Resistive Plate Chambers Link Boxes Optical Links Synchronization.

RPC PAC Trigger system installation and commissioning How we make it working… On-line software Resistive Plate Chambers Link Boxes Optical Links Synchronization.

Similar presentations

Ads by Google