Presentation is loading. Please wait.

Presentation is loading. Please wait.

Z. Feng MTU EE480 14.1 EE4800 Fall 2011 CMOS Digital IC Design & Analysis Lecture 14 Final Exam Review Zhuo Feng.

Published byAgnes Davis Modified over 9 years ago

Similar presentations

Presentation on theme: "Z. Feng MTU EE480 14.1 EE4800 Fall 2011 CMOS Digital IC Design & Analysis Lecture 14 Final Exam Review Zhuo Feng."— Presentation transcript:

1 Z. Feng MTU EE480 14.1 EE4800 Fall 2011 CMOS Digital IC Design & Analysis Lecture 14 Final Exam Review Zhuo Feng

2 Z. Feng MTU EE480 14.2 ■ Final Exam Time ► December 13 th ► 90 minutes: 13:00-14:30 ■ Five problems ► Covers the latest five lectures ■ One A4-size cheat sheet ■ No lecture slides or textbooks allowed

3 Z. Feng MTU EE480 14.3 ■ Interconnect ► Wire resistance ► Parasitic capacitance ► Cross talk noise ► Wire engineering ■ Combinational Circuit ► Bubble pushing ► Logic effort calculation ► Input order ► Skewed gates ► Asymmetric gate

4 Z. Feng MTU EE480 14.4 ■ Sequential Circuits ► Flip-flop, latches ► Clock period ► Max-delay constraints (setup time constraints) ► Min-delay constraints (hold time constraints) ► Clock skew ■ 6T SRAM Cell ► Read operation ► Write operation ► Transistor sizing ► Decoder ► Bitline Conditioning ■ Packaging, power distribution and clock distributions

Download ppt "Z. Feng MTU EE480 14.1 EE4800 Fall 2011 CMOS Digital IC Design & Analysis Lecture 14 Final Exam Review Zhuo Feng."

Similar presentations

EE 447 VLSI Design Lecture 7: Combinational Circuits

EE 447 VLSI Design Lecture 7: Combinational Circuits
Introduction to CMOS VLSI Design Combinational Circuits

Introduction to CMOS VLSI Design Combinational Circuits
COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.

COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.
IN2305-II Embedded Programming Lecture 2: Digital Logic.

IN2305-II Embedded Programming Lecture 2: Digital Logic.
Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.
Introduction to CMOS VLSI Design Sequential Circuits.

Introduction to CMOS VLSI Design Sequential Circuits.
VLSI Design EE 447/547 Sequential circuits 1 EE 447/547 VLSI Design Lecture 9: Sequential Circuits.

VLSI Design EE 447/547 Sequential circuits 1 EE 447/547 VLSI Design Lecture 9: Sequential Circuits.
Introduction to CMOS VLSI Design Sequential Circuits

Introduction to CMOS VLSI Design Sequential Circuits
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 24: Sequential Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 24: Sequential Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,
MICROELETTRONICA Sequential circuits Lection 7.

MICROELETTRONICA Sequential circuits Lection 7.
Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.

Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits David Harris Harvey Mudd College Spring 2004.
Sequential Circuits. Outline  Floorplanning  Sequencing  Sequencing Element Design  Max and Min-Delay  Clock Skew  Time Borrowing  Two-Phase Clocking.

Sequential Circuits. Outline  Floorplanning  Sequencing  Sequencing Element Design  Max and Min-Delay  Clock Skew  Time Borrowing  Two-Phase Clocking.
Elettronica T AA 2010-2011 Digital Integrated Circuits © Prentice Hall 2003 SRAM & DRAM.

Elettronica T AA Digital Integrated Circuits © Prentice Hall 2003 SRAM & DRAM.
Lecture 9: Combinational Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Combinational Circuits2 Outline  Bubble Pushing  Compound Gates.

Lecture 9: Combinational Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Combinational Circuits2 Outline  Bubble Pushing  Compound Gates.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010 11.1 EE4800 CMOS Digital IC Design & Analysis Lecture 11 Sequential Circuit Design Zhuo Feng.

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis EE4800 CMOS Digital IC Design & Analysis Lecture 11 Sequential Circuit Design Zhuo Feng.
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN01600) Lecture 19: Combinational Circuit Design (1/3) Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN01600) Lecture 19: Combinational Circuit Design (1/3) Prof. Sherief Reda Division of Engineering,

Similar presentations

Ads by Google