Presentation is loading. Please wait.

Presentation is loading. Please wait.

2/10/07DSD,USIT,GGSIPU1 BCD adder KB3B2B1B0CD3D2D1D0 0000000000 0000100001 0001000010 0001100011 0010000100 0010100101 0011000110 0011100111 0100001000.

Published byHillary Strickland Modified over 9 years ago

Similar presentations

Presentation on theme: "2/10/07DSD,USIT,GGSIPU1 BCD adder KB3B2B1B0CD3D2D1D0 0000000000 0000100001 0001000010 0001100011 0010000100 0010100101 0011000110 0011100111 0100001000."— Presentation transcript:

1 2/10/07DSD,USIT,GGSIPU1 BCD adder KB3B2B1B0CD3D2D1D0 0000000000 0000100001 0001000010 0001100011 0010000100 0010100101 0011000110 0011100111 0100001000 0100101001 0101010000 0101110001 0110010010 0110110011 0111010100 0111110101 1000010110 1000110111 1001011000 1001111001

2 2/10/07DSD,USIT,GGSIPU2 4-Bit adder

3 2/10/07DSD,USIT,GGSIPU3 VHDL code for BCD adder entity BCDadder is Port ( bcd1 : in std_logic_vector(3 downto 0); bcd2 : in std_logic_vector(3 downto 0); bcdcarryin : in std_logic; bcdsum : out std_logic_vector(3 downto 0); bcdcarryout : out std_logic); end BCDadder;

4 2/10/07DSD,USIT,GGSIPU4 architecture Behavioral of BCDadder is component adder4bit is Port ( a : in std_logic_vector(3 downto 0); b : in std_logic_vector(3 downto 0); carryin : in std_logic; sum : out std_logic_vector(3 downto 0); carryout : out std_logic); end component adder4bit; signal s,x: std_logic_vector(3 Downto 0); signal c,K : std_logic; begin u1:adder4bit port map(a(3)=>bcd1(3),a(2)=>bcd1(2),a(1)=>bcd1(1),a(0)=>bcd1(0), b(3)=>bcd2(3),b(2)=>bcd2(2),b(1)=>bcd2(1),b(0)=>bcd2(0), carryin=>bcdcarryin,sum(3)=>s(3),sum(2)=>s(2),sum(1)=>s(1),sum(0)=>s(0),carryout=>c); K <= (s(3)and s(2))or(s(3)and s(1))or(c); x <= "0110" when k ='1' else "0000"; u2 :adder4bit port map(a(3)=>s(3),a(2)=>s(2),a(1)=>s(1),a(0)=>s(0),b(3)=>x(3),b(2)=>x(2),b(1)=>x(1),b(0)=>x(0),carryin=>'0', sum(3)=>bcdsum(3),sum(2)=>bcdsum(2),sum(1)=>bcdsum(1),sum(0)=>bcdsum(0), carryout=>bcdcarryout); end Behavioral;

5 2/10/07DSD,USIT,GGSIPU5 Waveform of bcd adder

Download ppt "2/10/07DSD,USIT,GGSIPU1 BCD adder KB3B2B1B0CD3D2D1D0 0000000000 0000100001 0001000010 0001100011 0010000100 0010100101 0011000110 0011100111 0100001000."

Similar presentations

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
Digital Logic with VHDL EE 230 Digital Systems Fall 2006 (10/17/2006)

Digital Logic with VHDL EE 230 Digital Systems Fall 2006 (10/17/2006)
LECTURE 4: The VHDL N-bit Adder

LECTURE 4: The VHDL N-bit Adder
28/10/2007DSD,USIT,GGSIPU1 Latch & Register Inference.

28/10/2007DSD,USIT,GGSIPU1 Latch & Register Inference.
Quad 2-to-1 and Quad 4-to-1 Multiplexers Discussion D2.4 Example 7.

Quad 2-to-1 and Quad 4-to-1 Multiplexers Discussion D2.4 Example 7.
Arbitrary Waveform Discussion 5.5 Example 34.

Arbitrary Waveform Discussion 5.5 Example 34.
1 VLSI DESIGN USING VHDL Part II A workshop by Dr. Junaid Ahmed Zubairi.

1 VLSI DESIGN USING VHDL Part II A workshop by Dr. Junaid Ahmed Zubairi.
Shifters Discussion D7.1 Example 18. 4-Bit Shifter.

Shifters Discussion D7.1 Example Bit Shifter.
Ring Counter Discussion D5.3 Example 32. Ring Counter if rising_edge(CLK) then for i in 0 to 2 loop s(i)

Ring Counter Discussion D5.3 Example 32. Ring Counter if rising_edge(CLK) then for i in 0 to 2 loop s(i)
Adder Discussion D6.2 Example 17. s i = c i ^ (a i ^ b i ) c i+1 = a i * b i + c i * (a i ^ b i ) Full Adder (Appendix I)

Adder Discussion D6.2 Example 17. s i = c i ^ (a i ^ b i ) c i+1 = a i * b i + c i * (a i ^ b i ) Full Adder (Appendix I)
Top-level VHDL Designs

Top-level VHDL Designs
Generic Multiplexers: Parameters Discussion D2.5 Example 8.

Generic Multiplexers: Parameters Discussion D2.5 Example 8.
Decoders and Encoders Lecture L4.2. Decoders and Encoders Binary Decoders Binary Encoders Priority Encoders.

Decoders and Encoders Lecture L4.2. Decoders and Encoders Binary Decoders Binary Encoders Priority Encoders.
6/12/20151 Sequence Detectors Lecture Notes – Lab 4 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.

6/12/20151 Sequence Detectors Lecture Notes – Lab 4 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.
Space vs. Speed: Binary Adders 11.3 Space vs. Speed.

Space vs. Speed: Binary Adders 11.3 Space vs. Speed.
Counters Discussion D5.3 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.

Counters Discussion D5.3 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.
Lab 2 4-Bit Adder Digilent Spartan 3 Board Lecture L2.3.

Lab 2 4-Bit Adder Digilent Spartan 3 Board Lecture L2.3.
4-to-1 Multiplexer: case Statement Discussion D2.3 Example 6.

4-to-1 Multiplexer: case Statement Discussion D2.3 Example 6.
Decoders and Encoders Sections 3-5, 3-6 Mano & Kime.

Decoders and Encoders Sections 3-5, 3-6 Mano & Kime.
ECE 331 – Digital System Design Single-bit Adder Circuits and Adder Circuits in VHDL (Lecture #12) The slides included herein were taken from the materials.

ECE 331 – Digital System Design Single-bit Adder Circuits and Adder Circuits in VHDL (Lecture #12) The slides included herein were taken from the materials.

Similar presentations

Ads by Google