Download presentation
Presentation is loading. Please wait.
Published byCarol Dawson Modified over 9 years ago
1
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 1 Václav Vrba Institute of Physics, AS CR, Prague Silicon sensors status
2
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 2 Pad array design consideration Along with the diodes, the technique used for fabrication of bias resistors and coupling capacitors represents an important issue: a) polysilicon resistors – production of the tile needs about 7-8 masks; can be the source of additional yield reduction. b) punch through resistors – production of the tile needs about 5 masks; easy to produce – needs to check whether required parameters can be achieved. c) ion implantation resistors – not considered here.
3
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 3 Design consideration: Polysilicon resistors Bias resistor Top view Verticalcross section Coupling capacitor Direct contact on diode – e.g. for testing Bias lines
4
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 4 Design consideration: Polysilicon resistors
5
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 5 Design consideration: Punch through resistors Coupling capacitor Direct contact on diode – e.g. for testing Bias resistor Top view Verticalcross section Bias lines
6
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 6 Design consideration: a partial summary a) polysilicon resistors: -should not be a problem to have resistors 10 M ; -capacitors 1-10 nF. b) punch through resistors: -resistors to be tested; if acceptable then it is a simple solution; -capacitors as a). Compatibility of process for variants a) and b) on one wafer? Option a) as a baseline for main sensor tile?
7
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 7 Pre-prototyping
8
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 8 Tests outlines A) Diode tests a) I-V curves: -V break-down V op -I leak @ V op < cca 30 nA/cm 2 b) C-V curves: determination of V full-depletion ; V op = V full-depletion + 50 V. c) Long term stability tests: -I leak @ V op. Tile should be rejected if: -V break-down < V op -I leak > I crit (to be defined).
9
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 9 Electric characterization
10
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 10 Tests outlines B) Bias resistors a) shorts b) breaks c) outside specifications C) Capacitance couplings a) shorts b) breaks c) outside specifications
11
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 11 Tests outlines Basic equipment: -micromanipulators with contact needles; -I-V: Keithley 487 A; -C-V: LCR meter HP
12
IFR Praha 2004, 16 th April 2004Václav Vrba, Institute of Physics, AS CR 12 Probestation
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.