Presentation is loading. Please wait.

Presentation is loading. Please wait.

1 Front-End R and D in HEP (Room temperature and Cryogenic Temperature) Mains analog blocks Charge Sensitive Amplifier Shapers Buffer  ILC (DHCAL et ECAL)

Similar presentations


Presentation on theme: "1 Front-End R and D in HEP (Room temperature and Cryogenic Temperature) Mains analog blocks Charge Sensitive Amplifier Shapers Buffer  ILC (DHCAL et ECAL)"— Presentation transcript:

1 1 Front-End R and D in HEP (Room temperature and Cryogenic Temperature) Mains analog blocks Charge Sensitive Amplifier Shapers Buffer  ILC (DHCAL et ECAL)  INNOTEP (medical imaging project)  Beam profiler for hadrontherapy  T2K AMS 0.35 CMOS and BiCMOS process Analog /digital Asic Full diff CSA

2 2 TARANIS Project through CESR in Toulouse via MIND/C4I Experiment goal : Measurement of the energetic electrons generated by atmospheric thunderstorms, space electronics ( µ satellite) 2 types of detectors : CdZnTe and Si diode Front-end analog blocks (CSA, Shapers, comparators) come from several projects (INNOTEP, ILC T2K) Technology transfer

3 3 R&D dedicated to ILC/Calice 2002 2007 2008 2009  2-gain shaper (Gated integrator)  analog memory Low power ADC:  10-bit pipeline  12-bit cyclic Very-front-end electronics of SI-W calorimeter:  Dynamic range of 15 bits  Global precision > 8 bits  Embedded multi-channels chips  > 100.10 6 channels  Ultra-low power : 25 µW per channel  Single VFE channel including ADC  Improvement of the precision of ADC  Reference voltages sources  Multi-channel chip Next steps The embedded VFE chip inside the sandwich structure of the Ecal detector  Power pulsing management  Digital block inside the chip  Improvement of the consumption  … 0.12 µW/conversion with power pulsing 25 µW with power pulsing

4 4 INNOTEP (AMS 0.35 µm SiGe) ANR GANHADRON + ENVISION CONSORTIUM (AMS 0.35 µ m or 130nm IBM process : To be Discuss) oFast preamplifier and 40ns shaper (tested) Used for a 40 channels demonstrator. o100 Mhz 8 bits ADC (S. Crampon thesis) First version tested, need of an iteration oBeam profiler : high counting rate (100Me/s) oTOF : 1ns resolution oTOF PET : very high timing resolution << 200ps oVery High speed ADC >> 500Ms/s oVery fast preamplifier and shapers

5 5 OUT GOING IBM 130 nm Microelectronic part of the EREBUS project “ Intelligent sensor to limit the nitration Of industrial process and the rejection of VOC (Volatile Organic components) oSLHC : CMS tracker upgrade High speed serial link (up to 1Gbit/s) Digital data acquisition o3D integration : High speed serial link for inter level communication (same as CMS tracker upgrade) oR&D on useful buildings blocks (comparators, Amplifiers etc … ) oPreamplifier, shaper, ADC and treatment. oTechnology transfer (bourse CIFFRE)


Download ppt "1 Front-End R and D in HEP (Room temperature and Cryogenic Temperature) Mains analog blocks Charge Sensitive Amplifier Shapers Buffer  ILC (DHCAL et ECAL)"

Similar presentations


Ads by Google