Presentation is loading. Please wait.

Presentation is loading. Please wait.

Caltech CS184 Winter2003 -- DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 6: January 22, 2003 VLSI Scaling.

Published byThomasine Anna Norman Modified over 9 years ago

Similar presentations

Presentation on theme: "Caltech CS184 Winter2003 -- DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 6: January 22, 2003 VLSI Scaling."— Presentation transcript:

1 Caltech CS184 Winter2003 -- DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 6: January 22, 2003 VLSI Scaling

2 Caltech CS184 Winter2003 -- DeHon 2 Today VLSI Scaling Rules Effects Historical/predicted scaling Variations (cheating) Limits

3 Caltech CS184 Winter2003 -- DeHon 3 Why Care? In this game, we must be able to predict the future Rapid technology advance Reason about changes and trends re-evaluate prior solutions given technology at time X.

4 Caltech CS184 Winter2003 -- DeHon 4 Why Care Cannot compare against what competitor does today –but what they can do at time you can ship Careful not to fall off curve –lose out to someone who can stay on curve

5 Caltech CS184 Winter2003 -- DeHon 5 Scaling Premise: features scale “uniformly” –everything gets better in a predictable manner Parameters:   (lambda) -- Mead and Conway (class)  S -- Bohr  1/  -- Dennard

6 Caltech CS184 Winter2003 -- DeHon 6 Feature Size is half the minimum feature size in a VLSI process [minimum feature usually channel width]

7 Caltech CS184 Winter2003 -- DeHon 7 Scaling Channel Length (L) Channel Width (W) Oxide Thickness (T ox ) Doping (N a ) Voltage (V)

8 Caltech CS184 Winter2003 -- DeHon 8 Scaling Channel Length (L) Channel Width (W) Oxide Thickness (T ox ) Doping (N a ) 1/ Voltage (V)

9 Caltech CS184 Winter2003 -- DeHon 9 Effects? Area Capacitance Resistance Threshold (V th ) Current (I d ) Gate Delay (  gd ) Wire Delay (  wire ) Power

10 Caltech CS184 Winter2003 -- DeHon 10 Area       L * W        m   m  50% area  2x capacity same area

11 Caltech CS184 Winter2003 -- DeHon 11 Area Perspective [2000 tech.] 18mm  18mm 0.18  m 60G 

12 Caltech CS184 Winter2003 -- DeHon 12 Capacity Scaling from Intel

13 Caltech CS184 Winter2003 -- DeHon 13 Capacitance Capacitance per unit area –C ox =  SiO 2 /T ox –T ox   T ox /  –C ox   C ox

14 Caltech CS184 Winter2003 -- DeHon 14 Capacitance Gate Capacitance  C gate = A*C ox       C ox   C ox  C gate   C gate / 

15 Caltech CS184 Winter2003 -- DeHon 15 Threshold Voltage

16 Caltech CS184 Winter2003 -- DeHon 16 Threshold Voltage V TH   V TH 

17 Caltech CS184 Winter2003 -- DeHon 17 Current Saturation Current –I d =(  C OX /2)(W/L)(V gs -V TH ) 2 –V gs= V   V  –V TH   V TH  –W   W  –C ox   C ox –I d   I d 

18 Caltech CS184 Winter2003 -- DeHon 18 Gate Delay   gd =Q/I=(CV)/I  V   V   I d   I d  C C /C C /   gd   gd / 

19 Caltech CS184 Winter2003 -- DeHon 19 Resistance R=  L/(W*t) W   W  L, t similar R   R

20 Caltech CS184 Winter2003 -- DeHon 20 Wire Delay   wire =R  C  R  R  C  C /    wire  wire …assuming (logical) wire lengths remain constant... Assume short wire or buffered wire (unbuffered wire ultimately scales as length squared)

21 Caltech CS184 Winter2003 -- DeHon 21 Power Dissipation (Static) Resistive Power –P=V*I –V   V  –I d   I d  –P   P  

22 Caltech CS184 Winter2003 -- DeHon 22 Power Dissipation (Dynamic) Capacitive (Dis)charging  P=(1/2)CV 2 f  V   V   C   C /   P   P   Increase Frequency?  f   f ?  P   P  

23 Caltech CS184 Winter2003 -- DeHon 23 Effects? Area 1/   Capacitance 1/  Resistance  Threshold (V th ) 1/  Current (I d ) 1/  Gate Delay (  gd ) 1/  Wire Delay (  wire ) 1 Power 1/     1/  

24 Caltech CS184 Winter2003 -- DeHon 24 ITRS Roadmap Semiconductor Industry rides this scaling curve Try to predict where industry going –(requirements…self fulfilling prophecy) http://public.itrs.net

25 Caltech CS184 Winter2003 -- DeHon 25 MOS Transistor Scaling (1974 to present) S=0.7 [0.5x per 2 nodes] Pitch Gate Source: 2001 ITRS - Exec. Summary, ORTC Figure [from Andrew Kahng]

26 Caltech CS184 Winter2003 -- DeHon 26 Half Pitch (= Pitch/2) Definition (Typical MPU/ASIC) (Typical DRAM) Poly Pitch Metal Pitch Source: 2001 ITRS - Exec. Summary, ORTC Figure [from Andrew Kahng]

27 Caltech CS184 Winter2003 -- DeHon 27 250 -> 180 -> 130 -> 90 -> 65 -> 45 -> 32 -> 22 -> 16 0.5x 0.7x NN+1N+2 Node Cycle Time (T yrs): *CARR(T) = [(0.5)^(1/2T yrs)] - 1 CARR(3 yrs) = -10.9% CARR(2 yrs) = -15.9% * CARR(T) = Compound Annual Reduction Rate (@ cycle time period, T) Log Half-Pitch Linear Time 1994 NTRS -.7x/3yrs Actual -.7x/2yrs Scaling Calculator + Node Cycle Time: Source: 2001 ITRS - Exec. Summary, ORTC Figure [from Andrew Kahng]

28 Caltech CS184 Winter2003 -- DeHon 28 Source: 2001 ITRS - Exec. Summary, ORTC Figure [from Andrew Kahng]

29 Caltech CS184 Winter2003 -- DeHon 29 Delays? If delays in gates/switching? If delays in interconnect? Logical interconnect lengths?

30 Caltech CS184 Winter2003 -- DeHon 30 Delays? If delays in gates/switching? –Delay reduce with 1/ 

31 Caltech CS184 Winter2003 -- DeHon 31 Delays Logical capacities growing Wirelengths? –No locallity   (slower!) –Rent’s Rule L   n (p-0.5) [p>0.5]

32 Caltech CS184 Winter2003 -- DeHon 32 Compute Density Density = compute / (Area * Time)   >compute density scaling>     gates dominate, p<0.5    moderate p, good fraction of gate delay –[p from Rent’s Rule again – more on Day12]    large p (wires dominate area and delay)

33 Caltech CS184 Winter2003 -- DeHon 33 Power Density P  P   (static, or increase frequency) P  P   (dynamic, same freq.)   P/A   P/A … or … P/  A

34 Caltech CS184 Winter2003 -- DeHon 34 Cheating… Don’t like some of the implications –High resistance wires –Higher capacitance –Need for more wiring –Not scale speed fast enough

35 Caltech CS184 Winter2003 -- DeHon 35 Improving Resistance R=  L/(W*t) W   W  L, t similar R   R  Don’t scale t quite as fast.  Decrease  (copper)

36 Caltech CS184 Winter2003 -- DeHon 36 Improving Capacitance Capacitance per unit area –C ox =  SiO 2 /T ox –T ox   T ox /  –C ox   C ox Reduce Dielectric Constant 

37 Caltech CS184 Winter2003 -- DeHon 37 Wire Layers = More Wiring

38 Caltech CS184 Winter2003 -- DeHon 38 Wire Via Global (up to 5) Intermediate (up to 4) Local (2) Passivation Dielectric Etch Stop Layer Dielectric Capping Layer Copper Conductor with Barrier/Nucleation Layer Pre Metal Dielectric Tungsten Contact Plug Typical chip cross-section illustrating hierarchical scaling methodology [from Andrew Kahng]

39 Caltech CS184 Winter2003 -- DeHon 39 Improving Gate Delay   gd =Q/I=(CV)/I  V   V   I d =(  C OX /2)(W/L)(V gs -V TH ) 2  I d   I d  C C /C C /   gd   gd /   Lower C.  Don’t scale V. Don’t scale V: V  V I   I  gd   gd /  2

40 Caltech CS184 Winter2003 -- DeHon 40 …But Power Dissipation (Dynamic) Capacitive (Dis)charging  P=(1/2)CV 2 f  V   V   C   C /   P   P   Increase Frequency?  f   f ?  P   P   If not scale V, power dissipation not scale.

41 Caltech CS184 Winter2003 -- DeHon 41 …And Power Density P   P (increase frequency) P   P   (dynamic, same freq.)     P/A   P/A … or …   P/A Power Density Increases

42 Caltech CS184 Winter2003 -- DeHon 42 Physical Limits Doping? Features?

43 Caltech CS184 Winter2003 -- DeHon 43 Physical Limits Depended on –bulk effects doping current (many electrons) mean free path in conductor –localized to conductors Eventually –single electrons, atoms –distances close enough to allow tunneling

44 Caltech CS184 Winter2003 -- DeHon 44 What Is A “Red Brick” ? Red Brick = ITRS Technology Requirement with no known solution Alternate definition: Red Brick = something that REQUIRES billions of dollars in R&D investment [from Andrew Kahng]

45 Caltech CS184 Winter2003 -- DeHon 45 The “ Red Brick Wall ” - 2001 ITRS vs 1999 Source: Semiconductor International - http://www.e-insite.net/semiconductor/index.asp?layout=article&articleId=CA187876 [from Andrew Kahng]

46 Caltech CS184 Winter2003 -- DeHon 46 Finishing Up...

47 Caltech CS184 Winter2003 -- DeHon 47 Big Ideas [MSB Ideas] Moderately predictable VLSI Scaling –unprecedented capacities/capability growth for engineered systems –change –be prepared to exploit –account for in comparing across time

48 Caltech CS184 Winter2003 -- DeHon 48 Big Ideas [MSB-1 Ideas] Uniform scaling reasonably accurate for past couple of decades Area increase   –Real capacity maybe a little less? Gate delay decreases (1/  ) Wire delay not decrease, maybe increase Overall delay decrease less than (1/  )

Download ppt "Caltech CS184 Winter2003 -- DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 6: January 22, 2003 VLSI Scaling."

Similar presentations

by Alexander Glavtchev

by Alexander Glavtchev
Kwangok Jeong and Andrew B. Kahng UCSD VLSI CAD Laboratory

Kwangok Jeong and Andrew B. Kahng UCSD VLSI CAD Laboratory
Wires.

Wires.
Metal Oxide Semiconductor Field Effect Transistors

Metal Oxide Semiconductor Field Effect Transistors
Introduction to CMOS VLSI Design Lecture 21: Scaling and Economics

Introduction to CMOS VLSI Design Lecture 21: Scaling and Economics
Penn ESE534 Spring2014 -- Mehta & DeHon 1 ESE534 Computer Organization Day 6: February 12, 2014 Energy, Power, Reliability.

Penn ESE534 Spring Mehta & DeHon 1 ESE534 Computer Organization Day 6: February 12, 2014 Energy, Power, Reliability.
High-K Dielectrics The Future of Silicon Transistors

High-K Dielectrics The Future of Silicon Transistors
Caltech CS184a Fall2000 -- DeHon1 CS184a: Computer Architecture (Structures and Organization) Day6: October 11, 2000 Instruction Taxonomy VLSI Scaling.

Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day6: October 11, 2000 Instruction Taxonomy VLSI Scaling.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
EE466: VLSI Design Lecture 11: Wires

EE466: VLSI Design Lecture 11: Wires
EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.

EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.

VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 425 - VLSI Circuit Design Lecture 5 - Hierarchical.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 5 - Hierarchical.
CS294-6 Reconfigurable Computing Day4 September 3, 1998 VLSI Scaling.

CS294-6 Reconfigurable Computing Day4 September 3, 1998 VLSI Scaling.
Caltech CS184a Fall2000 -- DeHon1 CS184a: Computer Architecture (Structures and Organization) Day8: October 18, 2000 Computing Elements 1: LUTs.

Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day8: October 18, 2000 Computing Elements 1: LUTs.
Design and Implementation of VLSI Systems (EN0160)

Design and Implementation of VLSI Systems (EN0160)
Penn ESE680-002 Spring 2007 -- DeHon 1 ESE680-002 (ESE534): Computer Organization Day 6: January 29, 2007 VLSI Scaling.

Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 6: January 29, 2007 VLSI Scaling.
04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, 4.4.1-4.4.4 (2 nd edition)

04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, (2 nd edition)
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 18: Scaling Theory Prof. Sherief Reda Division of Engineering, Brown University.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 18: Scaling Theory Prof. Sherief Reda Division of Engineering, Brown University.

Similar presentations

Ads by Google