1. System-on-Chip Design Data Flow hardware Implementation Hao Zheng Comp Sci & Eng U of South Florida 1

2. Single-Rate SDF to Hardware Single-rate SDF: all production/consumption rates are a fixed number = 1. – The entire circuit controlled by a single clock. Implementation – Actors -> combination circuits – Queues -> wires – Initial tokens -> registers. 2

3. Single-Rate SDF to Hardware 3

4. 4 Can lead to long combination paths.

5. Pipelining: Break Long Comb. Paths 5

6. 6

7. 7

8. 8

9. Pipelining: Pitfall 9 Do Not add initial tokens unless they can be injected by a sequence of actor firings.

10. Multi-Rate Expansion (Sec. 2.5.1) 10 This single-rate DFG can be mapped to HW as shown previously.

11. HW/SW Hybrid Implementation 11 Interface btw. HW & CPU Interface btw. SW & CPU

12. Reading Guide Section 3.2 - 3.3, the CoDesign book. 12