Download presentation
Presentation is loading. Please wait.
Published byMariah Webb Modified over 9 years ago
1
1 Preshower Front-End Electronics Status LHCb group, LPC Clermont OUTLINE PRODUCTION TESTS PRESERIE I PGA ISSUES: ~SOLVED PRESERIE II (…) CALORIMETER MEETING – 13 th MARCH 2007
2
2 FROM BOARD PRODUCTION TO VALIDATION PRODUCTION: and PGA JTAG programming @Hitachi, Orléans JTAG TEST: 1/2 Most of the board I/Os data conversion, TTL levels, internal buses, pga pins TEST BENCH: All I/Os and PGA Algorithms on individual boards w/ external injection ( numeric & analogic data ) FULL CRATE TEST: Individual test within full crate (14 boards) Full crate DAQ test w/ CROC FIFO AGEING TEST: Hitachi LPC Hitachi LPC 2 12 3 prototype boards preserie boards
3
3 TEST BENCH PROCESSES MANAGING CAT Process Manager List of processes to be executed I 2 C, intraconnectivity, algorithms, phasers, I/Os Output parsed to HTML Organize data / web browsable See also Monteil @ calorimeter comissioning / 14th February
4
4 STATUS OF TEST BENCH / PRESERIE I Index summary @ http://clrwww.in2p3.fr/lhcb/feb/prod Prototype Boards (2/2) Preserie I ( 7/7 ) Preserie II ( 5*/8 ) TRIG-PGA: Running but JTAG ‘burnt’ (2/7) Hitachi JTAG Tests ? RJ45 connector damaged ( 1/119) Soldering, ADC (1/28) clock not connected Delay chip damaged (1/21) None of those observed in Preserie II Problems spotted in Preserie I
5
5 GENERAL PGA ISSUES / ALL BOARDS TRIG PGA: SEQ PGA: Bit Flip faillures monitored for each board Threshold: 17-21 %, consistent w/ prototypes boards ( lhcb-2007-005 note ) 40 MHz No Rd_Cmd on L0: SEQ ‘knocked’ down by ‘L0 snap’ from CROC @ PRS-FEB power-up L0 snap SOLVED: A particular sequence of RST systematically allows SEQ recovery ( n_rst followed by nfe_rst )
6
6 DAQ ISSUES / ALL BOARDS SEQ PGA: DAQ: data of FE0 lost @ serialiser timing issues. SOLVED with new SEQ version Not seen before: strong dependency w/ board, crate, re-programming, … All in all, minor issues compared to Preserie II 5/8 boards failed @ production level …
7
7 PRESERIE II: DAY 1 @ PRODUCTION: SEQ/GLUE PGA can not be programmed symptom: ‘TDO stucked to 1’ / confirmed w/ scope (-)75 (-)76 (-)77 (-)78 (-)80 2.8 Serial: Thickness: (mm) 2.8 2.4 TRIG GLUE SEQ PCB too large, not produced @ Hitachi (-)79 (-)81 (-)82 = OK = KO
8
8 PRESERIE II: 1 WEEK LATER (-)75 (-)76 (-)77 (-)78 (-)80 Serial: TRIG GLUE SEQ changed OK @ LPC ! ‘push’ on SEQ KO JTAG TEST VALID KO JTAG TEST cut PCB VALID (-)79 (-)81 (-)82
9
9 SUMMARY AND OUTLOOK Heavy production systematic in Preserie II (due to PCB thickness ?) Problem setting responsibilities: Hitachi PGAs are deficients LPC systematic @ Hitachi production chain Programming of PGA foreseen / prior implantation on boards 12+2 boards validated: A full Preshower crate can be equipped Minor issues & PGA tuning ongoing Full Serie: Start of production expected ~March / 6 weeks duration Delivery each week of a batch of 16 boards / Qualification within ~ days feasible
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.