Presentation is loading. Please wait.

Presentation is loading. Please wait.

Page 1EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Introduction to IC Design Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech.

Published byOswin Walker Modified over 9 years ago

Similar presentations

Presentation on theme: "Page 1EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Introduction to IC Design Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech."— Presentation transcript:

1 Page 1EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Introduction to IC Design Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech. Email: tch@dragon.ccut.edu.tw 2003/11/24

2 Page 2EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Clocking Strategies 1.Clocked System 2.Latch and Registers 3.System Timing (Constraint) 4.Single-Phase Memory 5.Phase Locked Loop Clock Techniques 6.Metastability and Synchronization Failure 7.Single-Phase Logic Structure 8.Two-Phase Clocking 9.Two-Phase Memory Structure 10.Two-Phase Logic Structures 11.Four-Phase Clocking 12.Four-Phase Memory Structures 13.Four-Phase Logic Structures 14.Clock Distribution

3 Page 3EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Clocking Strategies Huffman Model for a Finite State Machine (review) QD QD QD QD Combinational Circuit PI: Primary Inputs PPI: Pseudo PI PO: Primary Outputs PPO: Pseudo PO Clk M L N M

4 Page 4EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Clocking Strategies Basic Loop Timing Constraints (review) QD QD QD QD C T setup hold

5 Page 5EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Clocking Strategies Timing Constraints Considering Jitter & Skew (review) QD QD QD QD Clk Jitter Skew

6 Page 6EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Latch Function (review) 1.Level-Enabled (E, EN, Enable, Clk) 2.Function:Q=D if E=1 No Change if E=0 DQ EN High-Level Enabled DQ EN Low-Level Enabled

7 Page 7EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT RS Latch (review) S R S R S R

8 Page 8EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT D Latch (review) 1 0 D EN Static: 0 1 D EN Dynamic: DQ Weak-Static:

9 Page 9EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Multiplex (review) A B 0 1 A B C A B C Z C

10 Page 10EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Transparent Output DQ EN DQ t PG

11 Page 11EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Flip-Flops Function (review) 1.Edge-Triggered 2.Usually consisted of a low- and a high latches DQ EN DQ DQ DQ D Q D Q

12 Page 12EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Flip-Flops without Transparency DQ EN DQ Fully self-constrained!

13 Page 13EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Flip-Flops A static positive-edge D Flip-flop (Vdd>2Vt) (review) D Clk Q

14 Page 14EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Synchronous v.s. Asynchronous Control Settable, Resettable, etc. SynchronousAsynchronous Structural Behavioral Control Q No Clk in the path to Q Control Q With Clk in the path to Q always @(posedge Clk or posedge Control) if(Control) Controlled_state; else Clocked_circuit; always @(posedge Clk) if(Control) Controlled_state; else Clocked_circuit;

15 Page 15EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Clock Buffering Clock Tree with a branch Degree of 3 or 4 (~ 2.718) without consideration of route A single large buffer:

16 Page 16EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT H-Tree

17 Page 17EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Contra-data Direction Clock D Q D Q D Q D Q D Q D Q R C Data D Q D Q D Q D Q D Q D Q R C Generally,

18 Page 18EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Phase Lock Loop (PLL) Phase Detector Charge Pump LPFVCO Frequency Divider U D 1.Skew Reduction; Synchronization 2.Frequency Multiplier 3.Data Recovery

19 Page 19EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT A Typical VCO Current mirror 180-degree oscillator Vc fofo

20 Page 20EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT VCDL Voltage Control Delay Line Vc toto titi

21 Page 21EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT PLL Clock Generator Clock PLL D Q D Q

22 Page 22EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT PLLs Applied to Different Domains Skew (ps) Equivalent Distance (ps) Max Skew PLL1 PLL2 PLL3 CLK

23 Page 23EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Metastability & Synchronization Failure Wanted Data Next Data Clock Setup Hold Wanted Data Next Data Wanted Data Next Data Wanted Data Next Data Logic Error!

24 Page 24EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Skew-Tolerant Design 1.Reverse Order of Clocking for only scan 2.Skew-Tolerant Dynamic Circuit 3.Skew-Tolerant Domino 4.Clock Domain Ranging

25 Page 25EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Single-Clock Complementary Phase Combinational Circuit L Combinational Circuit H DHDH QLQL DLDL QHQH XLXL XHXH TLTL THTH

26 Page 26EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Single-Clock Complementary Phase Timing Diagram DLDL Clk DHDH

27 Page 27EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Single-Clock Double Edge 1.Can slack the master clock only. 2. TLTL THTH QD QD QD QD Combinational Circuit

28 Page 28EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Single-Clock Complementary Phase Latch System Combinational Circuit L Combinational Circuit H DHDH QLQL DLDL QHQH XLXL XHXH TLTL THTH Data Transparency!

29 Page 29EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Single-Clock 2 Phase Combinational Circuit 1 Combinational Circuit 2 D2D2 Q2Q2 X2X2 X2X2 Q1Q1 D1D1

30 Page 30EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Comparison of some DFF’s D Clk Q D 1:1 static dynamic #clock 1 1 1 1 1 #phase 1 1 C 2 2 local load contention Vt degrading

31 Page 31EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT N-Phase Clock Notations

32 Page 32EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT 4-Phase FF Precharge Redistribute Evaluate Precharge Redistribute Evaluate

33 Page 33EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Johnson Counter

34 Page 34EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Multiple Phase Clock Generator

35 Page 35EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Clock Domain Programming Skew Frequency multiplicity Phase

36 Page 36EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Clock Domain Interface Latch-base Bufer Leading Phase Logic Lagging Phase Logic Latch-base Bufer Lagging Phase Logic Leading Phase Logic with 1 cycle delay SIPO Integer-Times Frequency Low--Frequency Circuit PISO Low-Frequency Circiut Integer-Times Frequency PLL Data Recovery Skewed or Remote Clock recovered But delayed

37 Page 37EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Clock Gating Problem D3Q3 D1Q1 D2 Q2 Discussed in advanced topic and should be careful!

38 Page 38EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT A Simple Clock Gating Condiction 1.Single Clock, Single Phase, Positive-Edge Trigger for Ungated and Gated Circuits 2.Gating Signal can be synchronized at negative edges and generated from the complementary clock domain. 3.Assme Clock Gating delay: t CG

Download ppt "Page 1EL/CCUT T.-C. Huang Nov. 2003 TCH CCUT Introduction to IC Design Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech."

Similar presentations

1 Lecture 16 Timing  Terminology  Timing issues  Asynchronous inputs.

1 Lecture 16 Timing  Terminology  Timing issues  Asynchronous inputs.
Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective
Latch versus Register  Latch stores data when clock is low D Clk Q D Q Register stores data when clock rises Clk D D QQ.

Latch versus Register  Latch stores data when clock is low D Clk Q D Q Register stores data when clock rises Clk D D QQ.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Introduction to CMOS VLSI Design Sequential Circuits

Introduction to CMOS VLSI Design Sequential Circuits
Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Memory elements. n Basics of sequential machines.

Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Memory elements. n Basics of sequential machines.
ELEC 256 / Saif Zahir UBC / 2000 Timing Methodology Overview Set of rules for interconnecting components and clocks When followed, guarantee proper operation.

ELEC 256 / Saif Zahir UBC / 2000 Timing Methodology Overview Set of rules for interconnecting components and clocks When followed, guarantee proper operation.
Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.

Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
L06 – Clocks 1 6.884 - Spring 2005 2/18/05 Clocking.

L06 – Clocks Spring /18/05 Clocking.
Flip-Flops, Registers, Counters, and a Simple Processor

Flip-Flops, Registers, Counters, and a Simple Processor
Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.

Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.
Digital Logic Chapter 5 Presented by Prof Tim Johnson

Digital Logic Chapter 5 Presented by Prof Tim Johnson
1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.

1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.
K-Maps, Timing Sequential Circuits: Latches & Flip-Flops Lecture 4 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier,

K-Maps, Timing Sequential Circuits: Latches & Flip-Flops Lecture 4 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier,
(Neil west - p:-317-357). Finite-state machine (FSM) which is composed of a set of logic input feeding a block of combinational logic resulting in a set.

(Neil west - p: ). Finite-state machine (FSM) which is composed of a set of logic input feeding a block of combinational logic resulting in a set.
EKT 124 / 3 DIGITAL ELEKTRONIC 1

EKT 124 / 3 DIGITAL ELEKTRONIC 1
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.

Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.

Similar presentations

Ads by Google