Presentation is loading. Please wait.

Presentation is loading. Please wait.

241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.

Similar presentations


Presentation on theme: "241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul."— Presentation transcript:

1 241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul

2 241-208 CH32 Contents Inverter AND Gate OR Gate NAND Gate NOR Gate XOR and XNOR Gates Integrated Circuit Logic Gates

3 241-208 CH33 3.1 Inverter (INV) Symbols Truth Table InOut 0 1 1 0 Timing Diagram Logic Expression: Out = In 0 0 1 1

4 241-208 CH34 3.2 AND Gate Symbols Truth Table ABOut 00 0 01 0 10 0 11 1 Timing Diagram Logic Expression: Out = AB

5 241-208 CH35 3.3 OR Gate Symbols Truth Table ABOut 00 0 01 1 10 1 11 1 Timing Diagram Logic Expression: Out = A+B

6 241-208 CH36 3.4 NAND Gate Symbols Truth Table ABOut 00 1 01 1 10 1 11 0 Timing Diagram Logic Expression: Out = AB

7 241-208 CH37 3.5 NOR Gate Symbols Truth Table ABOut 00 1 01 0 10 0 11 0 Timing Diagram Logic Expression: Out = A+B

8 241-208 CH38 3.6 XOR Gate Symbols Truth Table ABOut 00 0 01 1 10 1 11 0 Timing Diagram Logic Expression: Out = A B+AB; A  B

9 241-208 CH39 XNOR Gate Symbols Truth Table ABOut 00 1 01 0 10 0 11 1 Timing Diagram Logic Expression: Out = A B+AB; A  B

10 241-208 CH310 3.7 Integrated Circuit Logic Gates CMOS: Complementary Metal- Oxide Semiconductor Low Power Dissipation DC Power Supply: 5 V & 3.3 V CMOS Series: 74(or 54) + letter(s) + numbers Letters: HC, HCT = High-speed CMOS LV, LVC = Low-voltage CMOS BCT = BiCMOS (combine CMOS&TTL) Numbers: 00= Quad 2-input NAND 02= Quad 2-input NOR 04= Hex inverter TTL: Transistor-Transistor Logic Not Sensitive to Electrostatic Discharge Switching Speed DC Power Supply: 5 V TTL Series: 74 (or 54) + letter(s) + numbers Letters: S = Schottky TTL LS = Low-power Schottky TTL F = Fast TTL Numbers: 08= Quad 2-input AND 10= Triple 3-input NAND 32= Quad 2-input OR

11 241-208 CH311 3.7 IC Logic Gate (cont.) Packages DIP, SMD IC Gate Config. DIP TSSOP LQFP TQFP PBGA

12 241-208 CH312 Performance Characteristics & Parameters Propagation Delay Time: t P, t PHL, t PLH

13 241-208 CH313 Performance Characteristics & Parameters (cont.) DC Power Supply: 3.3 (CMOS), 5V (CMOS or TTL) Retrieved from Motorola SN74LS00

14 241-208 CH314 Performance Characteristics & Parameters (cont.) Fan-out and Loading indicates the number of loads that can be connected if a logic IC drives several loads with the same characteristics. For TTL device:- Unit loads (HIGH Logic) = I OH /I IH Unit loads (LOW logic) = I OL /I IL

15 241-208 CH315 Performance Characteristics & Parameters (cont.) Power Dissipation (P D ) P D = V CC (I CCH +I CCL )/2

16 241-208 CH316 Performance Characteristics & Parameters (cont.) I/O Logic Levels TTL: V IL =0.8 V, V IH =2 V V OL =0.4 V, V OH =2.4V

17 241-208 CH317 Performance Characteristics & Parameters (cont.) Speed-power Product (SPP) SPP = t P *P D (Joul unit) Homework Lists (pp.153-158) 1,3,5,9,11,13,15,20,25,27,28,39,40,43 Assignments:-


Download ppt "241-208 CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul."

Similar presentations


Ads by Google