Presentation is loading. Please wait.

Presentation is loading. Please wait.

Specialized Virtual Configurable Arrays Dominique Lavenier - Frederic Raimbault IRISA Rennes, France UBS Vannes, France

Published byJudith Stephens Modified over 9 years ago

Similar presentations

Presentation on theme: "Specialized Virtual Configurable Arrays Dominique Lavenier - Frederic Raimbault IRISA Rennes, France UBS Vannes, France"— Presentation transcript:

1 Specialized Virtual Configurable Arrays Dominique Lavenier - Frederic Raimbault IRISA Rennes, France lavenier@irisa.fr UBS Vannes, France raimbault@univ-ubs.fr

2 SVCA Specialized Virtual Configurable Arrays Warning –Just ideas - no work (yet) performed The talk mainly aims to –get feedback - positive or negative ! –open discussion / collaborations ?

3 Overview Introduction –exemplified from F. Raimbault talk Virtual Configurable Arrays –implementation - Advantages / Disadvantages Specialized Virtual Configurable Arrays –2 examples : Genome / hyperspectral images Conclusion

4 FPGA support for Java PC Hardware JAVA machine network hardware support: any reconfigurable boards Boards are different architecture FPGA family power computation We want to define a hardware support independent of the FPGA boards allowing fast implementation

5 Architecture PE CTRL Application dependant Nb of PEs PE functionality

6 Java Hardware Support We want an hardware support with the following features: –platform independent all FPGA boards can be targeted –fast implementation depending on the application and the available resources, an architecture must be synthesize in a very short time

7 Challenge The hardware support must provide: –A platform independent hardware –A fast design implementation Virtual Configurable Array Specialization

8 Virtual Configurable Array Introduction Fixe implementation (Application independent) Application dependent implementation Virtual Configurable Array

9 Virtual Configurable Array Implementation (1) Virtual CLBs –one virtual CLB is made of several physical CLBs

10 Virtual Configurable Array Implementation (2) Routing –physical CLBs are used as switches

11 Virtual Configurable Arrays Advantages –applications are portables –common design tools - open architecture Disadvantages –less resources / lower speed (how much ?) –no concept evolution still the same problems for programming, routing,...

12 Virtual Configurable Arrays Platform independent Fast implementation YES NO

13 Specialized Virtual Configurable Arrays Introduction Specialization of Virtual Configurable Arrays CLB functionality CLB interconnection

14 2 Examples Genome Computation Hyperspectral image processing

15 Genome Computation Data –DNA or Protein sequences –large databases Computation –data retrieval, classification,... –mostly based on sequence comparison –time consuming but highly parallel

16 Genome Computation Needs: –high computation power –rapid test of new algorithms Features: –integer arithmetic 8,12,16 bits - no multiplication –efficient parallelization on linear arrays

17 Specialized Virtual Configurable Array for Genome Computation CLB: N-bit operators Regular Routing N-bit wires

18 VCLB VCLB i CM n-bit operator (32 operations) 5 bits7 bits from i+3 from i+2 from i+1 to i+3 to i+2 to i+1 to i-1 to i-2 to i-3 from i-1 from i-2 from i-3 routing switch configuration memories

19 Hyperspectral images processing Data –3D cube –one image = qq 100 Mbytes Computation –compression, segmentation, … –very time consuming, but high level of parallelsim A few hundred spectrum

20 HyperSpectral Image Processing Needs: –high computation power –rapid test of new algorithms Features: –integer arithmetic –efficient parallelization on 2D arrays

21 Specialized Virtual Configurable Array for Hyperspectral Image Processing Memory VCLB Routing

22 Specialized Virtual Configurable Array Conclusion SVCA FPGA Architecture

23 Specialized Virtual Configurable Arrays Conclusion One SVCA class of algorithms Advantages –platform independent - fast programming Disadvantages –small array - slow

Download ppt "Specialized Virtual Configurable Arrays Dominique Lavenier - Frederic Raimbault IRISA Rennes, France UBS Vannes, France"

Similar presentations

FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
Systolic Arrays & Their Applications

Systolic Arrays & Their Applications
TIE Extensions for Cryptographic Acceleration Charles-Henri Gros Alan Keefer Ankur Singla.

TIE Extensions for Cryptographic Acceleration Charles-Henri Gros Alan Keefer Ankur Singla.
Lecture 9: Coarse Grained FPGA Architecture October 6, 2004 ECE 697F Reconfigurable Computing Lecture 9 Coarse Grained FPGA Architecture.

Lecture 9: Coarse Grained FPGA Architecture October 6, 2004 ECE 697F Reconfigurable Computing Lecture 9 Coarse Grained FPGA Architecture.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.
Reconfigurable Computing: What, Why, and Implications for Design Automation André DeHon and John Wawrzynek June 23, 1999 BRASS Project University of California.

Reconfigurable Computing: What, Why, and Implications for Design Automation André DeHon and John Wawrzynek June 23, 1999 BRASS Project University of California.
Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.

Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.
A Massively Parallel Architecture for Bioinformatics Presented by Md Jamiul Jahid.

A Massively Parallel Architecture for Bioinformatics Presented by Md Jamiul Jahid.
Presentation Outline  Project Aims  Introduction of Digital Video Library  Introduction of Our Work  Considerations and Approach  Design and Implementation.

Presentation Outline  Project Aims  Introduction of Digital Video Library  Introduction of Our Work  Considerations and Approach  Design and Implementation.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.

Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Microprocessors Introduction to RISC Mar 19th, 2002.

Microprocessors Introduction to RISC Mar 19th, 2002.
Chapter 2: Impact of Machine Architectures What is the Relationship Between Programs, Programming Languages, and Computers.

Chapter 2: Impact of Machine Architectures What is the Relationship Between Programs, Programming Languages, and Computers.
Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.
Router Architectures An overview of router architectures.

Router Architectures An overview of router architectures.
Router Architectures An overview of router architectures.

Router Architectures An overview of router architectures.
StaticRoute: A novel router for the dynamic partial reconfiguration of FPGAs Brahim Al Farisi, Karel Bruneel, Dirk Stroobandt 2/9/2013.

StaticRoute: A novel router for the dynamic partial reconfiguration of FPGAs Brahim Al Farisi, Karel Bruneel, Dirk Stroobandt 2/9/2013.
Chapter 5 Array Processors. Introduction  Major characteristics of SIMD architectures –A single processor(CP) –Synchronous array processors(PEs) –Data-parallel.

Chapter 5 Array Processors. Introduction  Major characteristics of SIMD architectures –A single processor(CP) –Synchronous array processors(PEs) –Data-parallel.

Similar presentations

Ads by Google