Presentation is loading. Please wait.

Presentation is loading. Please wait.

1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.

Published byLydia Goodwin Modified over 8 years ago

Similar presentations

Presentation on theme: "1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department."— Presentation transcript:

1 1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department High Speed CMOS A/D Converter Circuit for Radio Frequency Signal

2 2 Summary of the Quarterly Report II(1) Project goals for this quarter 1.First prototype chip test 2.Test report 3.Design second prototype chip: 6bit and 8bit design in 0.18  m

3 3 Summary of the Quarterly Report II(2) Accomplished project milestones 1.Total 25 prototype chips are received 6 ADCs are in each prototype chip -6bit high speed ADC -6bit low power ADC -8bit high speed ADC -8bit low power ADC -9bit high speed ADC -9bit low power ADC

4 4 Summary of the Quarterly Report II(3) Accomplished project milestones 2. All 25 prototype chips are working 3. Initial test results for six ADCs : ADCsPrecisionADC signal delay 6bit high speed4 bits3.799 ns 6bit low power6 bits21.404 ns 8bit high speed5 bits7.249 ns 8bit low power7 bits18.612 ns 9bit high speed6 bits27.762 ns 9bit low power8 bits83.595 ns

5 5 Summary of the Quarterly Report II(4) Accomplished project milestones LSB’s Delta-W (from layout design) ADCs  LSB (mV)  W hp (  m)  W hn (  m)  W mp (  m)  W mn (  m)  W lp (  m)  W ln (  m) 6bit high speed14.520.1900.0940.3300.1720.2440.118 6bit low power17.160.3760.1921.7140.8660.7300.366 8bit high speed3.540.0760.0220.0720.0460.0560.020 8bit low power3.760.0760.0280.1980.0940.0920.050 9bit high speed1.860.1060.0140.0940.0480.0440.054 9bit low power2.090.0280.0200.2140.1040.0620.042

6 6 Summary of the Quarterly Report II(5) Accomplished project milestones 4. Chip testing and parameter extraction 5. Second prototype chip design in 0.18  m technology (on going) Tape-out target date: 8/5/2001 Vendor: MOSIS with TSMC 0.18 um foundry Expected prototype chip delivery date: 10/25/2001

7 7 Summary of the Quarterly Report II(6) Publications Paper Published in WVLSI “ A 1-GSPS CMOS Flash Analog-to-Digital Converter for System-on-Chip Applications” (April 2001) Paper Accepted in ASIC/SOC “ Future-Ready Ultrafast 8bit CMOS ADC for System-on– Chip Applications” (September 2001)

8 8 Prototype Chip(1) Prototype chip photo

9 9 Prototype Chip(2) Chip die photo

10 10 Prototype Chip(3) Chip die corner photo

11 11 Prototype Chip(4) Output pad driver photo

12 12 Prototype Chip(5) Prototype chip tester setup

13 13 Chip Test Results(1) ADC Operation with 6bit low power ADC 100 KHz triangle wave

14 14 Chip Test Results(2) ADC Operation with 6bit low power ADC 400 KHz sine wave

15 15 Chip Test Results(3) ADC Operation with 6bit low power ADC 1 MHz square wave

16 16 Chip Test Results(4) Delay of pad and multiplexor Pad and multiplexor circuit

17 17 Chip Test Results(5) Delay of pad and multiplexor Actual measurement (Tin to Tout)

18 18 Chip Test Results(6) Delay of pad and multiplexor Actual measurement (Tin to Tout) Simulation results ADCsR. delayF. delayAvg. delay Chip #33.450 ns2.850 ns3.150 ns Chip #63.475 ns2.825 ns3.150 ns Chip #74.250 ns2.875 ns3.563 ns ProcessesMux delayPad + Mux delay T14Y_LO_EPI0.414 ns1.144 ns TSMC_TT0.332 ns0.864 ns

19 19 Chip Test Results(7) ADC signal operation Block diagram

20 20 Chip Test Results(8) ADC signal operation (0 V to 2.5 V) Actual measurement (nSec) ADCsChip #6 Chip #15 Chip #16 6bit high speed3.924 3.549 6bit low power21.66221.56220.987 8bit high speed6.8877.7877.074 8bit low power18.68718.66218.487 9bit high speed21.61221.71221.962 9bit low power84.16282.06284.562

21 21 Chip Test Results(9) ADC signal operation (0 V to 2.5 V) Simulation with T14Y_LO_EPI (nSec) ADCst_compt_gb1t_gb2t_gent_romt_out 6bit high speed0.3520.5950.7241.8542.216 6bit low power2.1832.5962.7844.8575.250 8bit high speed0.3580.5560.8001.0661.6241.914 8bit low power0.8731.1031.3411.5342.1692.502 9bit high speed0.6960.9381.2161.5662.6873.075 9bit low power2.2642.5692.8463.1984.1934.454

22 22 Chip Test Results(10) ADC signal operation (0 V to 2.5 V) Simulation with TSMC_TT (nSec) ADCst_compt_gb1t_gb2t_gent_romt_out 6bit high speed0.2870.4880.5871.5701.850 6bit low power1.9722.3222.4824.2054.506 8bit high speed0.2920.4490.6560.8631.2251.430 8bit low power0.7050.9031.0891.2641.7011.931 9bit high speed0.5790.7811.0141.2872.0552.330 9bit low power2.0662.3192.5512.8233.4913.740

23 23 Chip Test Results(11) ADC signal operation (0.6 V to 1.7 V) Actual measurement (nSec) ADCsChip #6Chip #15Chip #16 6bit high speed6.9125.5623.512 6bit low power38.91137.86138.861 8bit high speed14.5627.4877.687 8bit low power17.96217.57417.462 9bit high speed31.86231.21134.212 9bit low power108.862106.862109.762

24 24 Chip Test Results(12) ADC signal operation (0.5 V to 1.76 V) Simulation with T14Y_LO_EPI (nSec) ADCst_compt_gb1t_gb2t_gent_romt_out 6bit high speed0.6140.8761.0602.0172.383 6bit low power3.1793.6823.8727.8088.186 8bit high speed0.4340.6310.9151.1411.7212.012 8bit low power1.0891.3201.6041.8862.5582.914 9bit high speed1.0891.3201.5731.9173.0603.483 9bit low power3.4463.7934.0674.4155.4045.775

25 25 Chip Test Results(13) ADC signal operation (0.5 V to 1.76 V) Simulation with TSMC_TT (nSec) ADCst_compt_gb1t_gb2t_gent_romt_out 6bit high speed0.5400.7550.8991.7342.011 6bit low power2.5002.9093.0646.2026.481 8bit high speed0.3810.5420.7790.9331.3331.520 8bit low power0.8191.0001.2371.4811.9552.244 9bit high speed0.8191.0001.2371.5052.3022.629 9bit low power2.7013.0013.2363.5094.1834.437

26 26 Chip Test Results(14) DNL and INL measurement DNL with 6bit low power ADC - Chip #12 ChipDNL #60.49 #120.27

27 27 Chip Test Results(15) DNL and INL measurement INL with 6bit low power ADC - Chip #12 ChipINL #61.19 #121.20

28 28 Chip Test Results(16) DNL and INL measurement Simulation results (LSB) ADCsT14Y_LO_EPITSMC_TT DNLINLDNLINL 6bit high speed0.070.480.01 6bit low power0.080.340.020.01 8bit high speed0.091.960.040.03 8bit low power1.181.210.170.10 9bit high speed0.222.430.260.23 9bit low power0.292.780.210.22

29 29 Chip Test Results(17) Power consumption Actual measurement (mWatt) ADCsSampling rate (msps) Avg. Power Max. Power 6bit high speedcontinuous109.38N/A 6bit low powercontinuous35.25N/A 8bit high speedcontinuous170.50N/A 8bit low powercontinuous121.25N/A 9bit high speedcontinuous200.375N/A 9bit low powercontinuous179.625N/A

30 30 Chip Test Results(18) Power consumption Simulation results (mWatt) ADCsSampling rate (msps) T14Y_LO_EPITSMC_TT Avg.Max.Avg.Max. 6bit high speed100065.0694.7368.96101.86 6bit low power40039.8170.7537.5770.73 8bit high speed667238.43330.80254.76353.78 8bit low power500171.81255.78165.29254.87 9bit high speed250331.16470.48317.40469.46 9bit low power200281.59429.74260.11417.15

31 31 Chip Test Results(19) Noise Power supply noise

32 32 Chip Test Results(20) Noise Noise on ADC input pin

33 33 Chip Test Results(21) Noise Effects of noise to ADC output

34 34 Test Evaluation(1) All 25 prototype chips are working 1.Best working : 6bit low power ADC Full 6bit precision without missing code 2.Better working : 9bit low power ADC 7bit operation without missing code 8bit operation with few missing code 3.Other ADCs Working but with lower precision High speed ADC outputs show more noise and less precision

35 35 Test Evaluation(2) Signal delay 1. ADC design and simulation TSMC_TT parameters 2.The wafer test result T14Y_LO_EPI parameters Re-simulation with T14Y_LO_EPI : 10% - 30% more signal delays 3.The actual measurements at least 50% longer signal delays Some possible reasons

36 36 Test Evaluation(3) Reduced precision 1.Process limitation Layout dimension LSB’s  W 2.On-chip power distribution Separating analog power line 3.Noise on ADC input High frequency noise appear on the ADC input High frequency noise from power supply line

37 37 Test Evaluation(4) Others 1.Power consumption Good match with simulation results Overall 10-20% less than simulation 2.INL and DNL INL and DNL are significantly increased INL increase > 1.0 bit LSB DNL increase < 0.4 bit LSB 3.Process variation on same wafer Less than 3% variation Overall consistent among the chips

38 38 Test Evaluation(5) Future testing to be done 1.DC specification test Temperature drift effect Power supply variation 2.AC specification test & characterization Signal-to-noise and distortion ratio Effective number of bits Signal-to-noise ratio Total harmonic distortion Spurious free dynamic range Other dynamic performance

39 39 Second Prototype Chip Design(1) 1. 0.18  m CMOS technology 6bit, 8bit, and 9bit ADCs Better precision 2. New pad frame design 3 sets of separate on-chip power supply distribution system 84 pin package 3. Limit LSB’s Delta-W  W = 0.1  m or 0.05  m

40 40 Second Prototype Chip Design(2) 4. Sample and hold + 2 stage pipeline Adding sample and hold circuit Adding digital pipeline registers 5. Single inverter comparator Test ADC with single inverter comparator Determine high frequency operation limits 6. ADC input shielding Provide analog input shielding on chip

41 41 Conclusion 1. Mission success for the first prototype chip fabrication 6bit TIQ based ADC Limits of TIQ based ADC 2. Major mistakes on the first prototype chip design 3. Expectation of second prototype chip Full precision 6bit and 8bit ADCs on-chip

Download ppt "1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department."

Similar presentations

MB Page1Mihai Banu, July 2002 WCR #7 Nyquist rate ADC Main design motivation: Low Power Features: Pipeline arquitecture. Two interleaved ADCs with shared.

MB Page1Mihai Banu, July 2002 WCR #7 Nyquist rate ADC Main design motivation: Low Power Features: Pipeline arquitecture. Two interleaved ADCs with shared.
EE435 Final Project: 9-Bit SAR ADC

EE435 Final Project: 9-Bit SAR ADC
Introduction of Analog to Digital Converter YZU EE VLSI Lab 3524 Yan-Chu Chou.

Introduction of Analog to Digital Converter YZU EE VLSI Lab 3524 Yan-Chu Chou.
Motor Control Lab Using Altera Nano FPGA

Motor Control Lab Using Altera Nano FPGA
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.

Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
18/05/2015 Calice meeting Prague 2007 1 Status Report on ADC LPC ILC Group.

18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.

Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
NSoC 3DG Paper & Progress Report

NSoC 3DG Paper & Progress Report
1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.

1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.
1 Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.

1 Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
A DSP-Based Ramp Test for On-Chip High-Resolution ADC Wei Jiang and Vishwani D. Agrawal Auburn university.

A DSP-Based Ramp Test for On-Chip High-Resolution ADC Wei Jiang and Vishwani D. Agrawal Auburn university.
Analog-to-Digital Converters

Analog-to-Digital Converters
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.

CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.

A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.
A 0.35μm CMOS Comparator Circuit For High-Speed ADC Applications Samad Sheikhaei, Shahriar Mirabbasi, and Andre Ivanov Department of Electrical and Computer.

A 0.35μm CMOS Comparator Circuit For High-Speed ADC Applications Samad Sheikhaei, Shahriar Mirabbasi, and Andre Ivanov Department of Electrical and Computer.
FE8113 ”High Speed Data Converters”

FE8113 ”High Speed Data Converters”
Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.

Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.
Understanding ADC Specifications September 2005. 2 Definition of Terms 000 Analogue Input Voltage 001 010 011 100 101 110 111 Digital Output Code FS1/2.

Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.

1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.

Similar presentations

Ads by Google