1. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 1 ISIS1 Testbeam EUDET JRA1 Meeting, DESY 30 th January 2008 Scott Mandry LCFI Collaboration University of Bristol

2. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 2 Background Last autumn we held a three week testbeam at DESY; which started October 15 th. We tested prototype LCFI ISIS1 Sensors. This is to work towards using LCFI sensors in the EUDET beam telescope as a validation user. Around 6TB of data was taken. Analysis is ongoing. Today I will present the work preparing for this testbeam.

3. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 3 Introduction: The ISIS Sensor In-situ Storage Image Sensor, stores samples in ‘in-pixel’ CCD memory. Samples stored during bunch-crossings; charge only converted to voltage (& moved off-chip) in between bunch trains.

4. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 4 Introduction: The ISIS Sensor Prototype LCFI ‘Proof of Principle’ ISIS1 Sensor (produced by e2v). 16 x 16 pixel device, each 40µm x 160µm. Mechanical Alignment crucial & challenging.

5. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 5 Integrated Sensor Stack Precision Mechanical Support Structure. Thermally conductive pads couple heat through to external cooling stage. Operating Temperature is ~-20°C

6. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 6 Electronics: Overview

7. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 7 Testbeam 1

8. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 8 Testbeam 2 VME Crate NI VMEBus Interface. 3 x CAEN V1724 ADC Cards. LCFI BVM2 Sequencer. Bristol Fanout Board.

9. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 9 Electronics: ISIS Carrier PCB Simple RAL Design, modified & produced by Bristol. Interfaces digital control signals with analogue bias voltages. CPLD provides ‘soft-wired’ routing of Sequencer control. CPLD also controls sensor row readout & column multiplexing. Central aperture to reduce Multiple Scattering.

10. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 10 Electronics: BVM2 Sequencer Base VME Module (v2) provides core of DAQ Hardware. Low cost modular Oxford/LCFI design. Dedicated clock circuitry distributes master clock through entire system. Sensor control sequence stored in RAM; CCD phases & readout synchronous with the master clock. User-definable 32-bit LVDS & TTL-LEMO interfaces allows for a highly flexible DAQ system. Spartan II FPGA implements rest of functionality, including VMEbus communications.

11. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 11 Electronics: Fanout Board Takes Sequencer control signals & ‘fans-out’ to/from array of sub-systems: TLU. ISIS Carrier PCBs. V1724 ADCs. CPLD keeps functionality flexible. Pin mappings firmware controlled. Allows debugging functionality. Allows DAQ topology to be changed during testbeam without hardware/firmware mods.

12. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 12 Electronics: Trigger Logic Unit Our good friend.

13. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 13 Firmware CPC (Column Parallel CCD) Sequencer Firmware (Rutherford Appleton Laboratory) ISIS Sequencer Firmware Ported CPC Firmware to ISIS. Developed VMEbus Block Transfer communications system. Added CAEN V1724 ADC control outputs. Incorporated triggered readout. Added DAQ_Busy registers: software run-time control of the readout hardware. ISIS Fanout Board Firmware Provides interface bridge between Sequencer and Multiple ISIS Carrier PCBs. Provides TLU interface. Added for debugging purposes a TLU Emulator (Trigger & Busy only). Allows optional system configuration: 1 plane / 5 planes. Use real / emulated TLU. Use triggered / untriggered readout.

14. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 14 Sensor Control Example of a single readout transaction: Uses Correlated Double Sampling. Column multiplexing interleaves data. Timing Diagram - Correlated Double Sampling 2 3 4 1 Readout of pixel 1 from a row MUX Advance ADC Gate ADC Clock Phase 1 Phase 2 Phase 3 RG ISIS Output Four reset samples Four signal samples 2 3 4 11

15. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 15 Sensor Control Readout Phase (screenshot from RAL sequence upload program):

16. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 16 Sensor Control Complete Sequence with Integration Phase & Readout:

17. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 17 Results 1 First Bristol ISIS1 Output 28 th June 2007 (Using RAL ISIS & PCB) (no DAQ at this stage) On-’Scope subtraction of pedestal from signal shows light detected. ISIS_output Delay Subtraction

18. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 18 Software Labview Interface to CAEN V1724 ADCs: Provides ‘Peek and Poke’ access to control registers. Enables low-level characterization of ADCs, essential to building a DAQ Framework. ‘Practice-Run’ for building the full-scale Labview App.

19. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 19 Software Labview based Data Acquisition Software Controls the CAEN V1724 ADCs.

20. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 20 Testbeam 3 DAQ Software in operation.

21. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 21 Software (& Results 2) Segment of raw lab data, seen on Viewer Applet.

22. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 22 Results 3 Pre-Testbeam Results (Using Fe55 Source): X-rays detected, good to go.

23. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 23 Results 4 Preliminary DESY Testbeam Results (6 GeV Electrons): Hit position correlations clearly visible: x(sensor) vs. x(sensor)y(sensor) vs. y(sensor)

24. Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January 2008 24 Status Complete first generation Bristol Data Acquisition System for ISIS1 has been successfully developed. Preliminary results from first DESY testbeam look promising. Full testbeam analysis currently in-progress. Another testbeam is planned for this summer. ISIS1 will be easily integrated into a future EUDET testbeam. The ISIS principle has been shown to be a viable concept.