Presentation is loading. Please wait.

Presentation is loading. Please wait.

2002-12-13 D ESIGN AND I MPLEMENTAION OF A DDR SDRAM C ONTROLLER FOR S YSTEM ON C HIP Magnus Själander.

Published byNelson Ross Modified over 9 years ago

Similar presentations

Presentation on theme: "2002-12-13 D ESIGN AND I MPLEMENTAION OF A DDR SDRAM C ONTROLLER FOR S YSTEM ON C HIP Magnus Själander."— Presentation transcript:

1 2002-12-13 D ESIGN AND I MPLEMENTAION OF A DDR SDRAM C ONTROLLER FOR S YSTEM ON C HIP Magnus Själander

2 MO/EAB/RTN/D Magnus Själander 2002-12-132 Contents Double Data Rate Interfaces DDR SDRAM Architecture and Functionality DDR Memory Controller Data Resynchronization Floorplan and Place & Route Future Work Conclusion

3 MO/EAB/RTN/D Magnus Själander 2002-12-133 Double Data Rate Interfaces Advantages Time of Flight Clock Skew Pin Count Bandwidth Disadvantage Synchronization New Data Transmissions on rising and falling edge Data Strobe

4 MO/EAB/RTN/D Magnus Själander 2002-12-134 SDRAM Architecture Four Banks Row and Column Select Lines 1T Memory Cells Sense Amplifiers Global Data Path

5 MO/EAB/RTN/D Magnus Själander 2002-12-135 DDR SDRAM Architecture 2n-prefetch Delay Lock Loop

6 MO/EAB/RTN/D Magnus Själander 2002-12-136 DDR SDRAM Improvements Long Delay in Column Decode and Data Lines Added a Delay Lock Loop to Increase Clock Frequency

7 MO/EAB/RTN/D Magnus Själander 2002-12-137 DDR SDRAM Commands Same Commands as for Standard SDRAM READ WRITE ACTIVATE PRECHARGE REFRESH MRS (Mode Register Set) Added EMRS (Extended MRS)

8 MO/EAB/RTN/D Magnus Själander 2002-12-138 DDR SDRAM Memory Controller

9 MO/EAB/RTN/D Magnus Själander 2002-12-139 Core Memory Controller

10 MO/EAB/RTN/D Magnus Själander 2002-12-1310 AHB Interface

11 MO/EAB/RTN/D Magnus Själander 2002-12-1311 Arbiter

12 MO/EAB/RTN/D Magnus Själander 2002-12-1312 Capturing the Data Phase Shift the Data Strobe Resynchronize the Data

13 MO/EAB/RTN/D Magnus Själander 2002-12-1313 Phase Shift the Data Strobe Delay Lock Loop Inverter Delay PCB Line Delay Programmable Delay Line with Temperature Sensing

14 MO/EAB/RTN/D Magnus Själander 2002-12-1314 Synchronization of the Data One Flip-Flop for each Flank to Sample

15 MO/EAB/RTN/D Magnus Själander 2002-12-1315 Synchronization of the Data Continued

16 MO/EAB/RTN/D Magnus Själander 2002-12-1316 Synchronization of the Data Continued Simplified Phase Detector

17 MO/EAB/RTN/D Magnus Själander 2002-12-1317 Floorplan

18 MO/EAB/RTN/D Magnus Själander 2002-12-1318 Place & Route

19 MO/EAB/RTN/D Magnus Själander 2002-12-1319 Future Work Improved Refresh Handling Attempt to Reduce Initial Latency for Bursts Improved Buffer Handling

20 MO/EAB/RTN/D Magnus Själander 2002-12-1320 Conclusion Working Implementation Smaller Changes to Improve Performance Highlights Difficulties and Solutions

21 2002-12-13 Questions ?

Download ppt "2002-12-13 D ESIGN AND I MPLEMENTAION OF A DDR SDRAM C ONTROLLER FOR S YSTEM ON C HIP Magnus Själander."

Similar presentations

Synchronous Static Random Access Memory (SSRAM). Internal Structure of a SSRAM AREG: Address Register CREG: Control Register INREG: Input Register OUTREG:

Synchronous Static Random Access Memory (SSRAM). Internal Structure of a SSRAM AREG: Address Register CREG: Control Register INREG: Input Register OUTREG:
3D Graphics Content Over OCP Martti Venell Sr. Verification Engineer Bitboys.

3D Graphics Content Over OCP Martti Venell Sr. Verification Engineer Bitboys.
Outline Memory characteristics SRAM Content-addressable memory details DRAM © Derek Chiou & Mattan Erez 1.

Outline Memory characteristics SRAM Content-addressable memory details DRAM © Derek Chiou & Mattan Erez 1.
Chapter 5 Internal Memory

Chapter 5 Internal Memory
Programmable Interval Timer

Programmable Interval Timer
Anshul Kumar, CSE IITD CSL718 : Main Memory 6th Mar, 2006.

Anshul Kumar, CSE IITD CSL718 : Main Memory 6th Mar, 2006.
Accelerating DRAM Performance

Accelerating DRAM Performance
COEN 180 DRAM. Dynamic Random Access Memory Dynamic: Periodically refresh information in a bit cell. Else it is lost. Small footprint: transistor + capacitor.

COEN 180 DRAM. Dynamic Random Access Memory Dynamic: Periodically refresh information in a bit cell. Else it is lost. Small footprint: transistor + capacitor.
1 DIGITAL DESIGN I DR. M. MAROUF MEMORY Read-only memories Static read/write memories Dynamic read/write memories Author: John Wakerly (CHAPTER 10.1 to.

1 DIGITAL DESIGN I DR. M. MAROUF MEMORY Read-only memories Static read/write memories Dynamic read/write memories Author: John Wakerly (CHAPTER 10.1 to.
Chapter 9 High Speed Clock Management. Agenda Inside the DCM Inside the DFS Jitter Inside the V5 PLL.

Chapter 9 High Speed Clock Management. Agenda Inside the DCM Inside the DFS Jitter Inside the V5 PLL.
Low Power Memory. Quick Start Training Agenda What constitutes low power memory Variations & vendors of low power memory How to interface using CoolRunner-II.

Low Power Memory. Quick Start Training Agenda What constitutes low power memory Variations & vendors of low power memory How to interface using CoolRunner-II.
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
DDR SDRAM Memory Interface. Quick Start Training Agenda Why DDR? DDR vs. SDR Understanding DDR SDRAM – Bus timing CoolRunner-II and DDR SDRAM demo board.

DDR SDRAM Memory Interface. Quick Start Training Agenda Why DDR? DDR vs. SDR Understanding DDR SDRAM – Bus timing CoolRunner-II and DDR SDRAM demo board.
Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.

Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.
1 The Basic Memory Element - The Flip-Flop Up until know we have looked upon memory elements as black boxes. The basic memory element is called the flip-flop.

1 The Basic Memory Element - The Flip-Flop Up until know we have looked upon memory elements as black boxes. The basic memory element is called the flip-flop.
DRAM. Any read or write cycle starts with the falling edge of the RAS signal. –As a result the address applied in the address lines will be latched.

DRAM. Any read or write cycle starts with the falling edge of the RAS signal. –As a result the address applied in the address lines will be latched.
1 COMP 206: Computer Architecture and Implementation Montek Singh Wed., Nov. 19, 2003 Topic: Main Memory (DRAM) Organization.

1 COMP 206: Computer Architecture and Implementation Montek Singh Wed., Nov. 19, 2003 Topic: Main Memory (DRAM) Organization.
1 Above: The first magnetic core memory, from the IBM 405 Alphabetical Accounting Machine. This experimental system was tested successfully in April 1952.

1 Above: The first magnetic core memory, from the IBM 405 Alphabetical Accounting Machine. This experimental system was tested successfully in April 1952.
1 COMP 206: Computer Architecture and Implementation Montek Singh Mon., Nov. 18, 2002 Topic: Main Memory (DRAM) Organization – contd.

1 COMP 206: Computer Architecture and Implementation Montek Singh Mon., Nov. 18, 2002 Topic: Main Memory (DRAM) Organization – contd.
1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.

1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.

Similar presentations

Ads by Google