Presentation is loading. Please wait.

Presentation is loading. Please wait.

Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.

Published byMadlyn Johnson Modified over 9 years ago

Similar presentations

Presentation on theme: "Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved."— Presentation transcript:

1 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-1 Block Diagram of Memory

2 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-2 Contents of a 1024 × 16 Memory

3 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. Table 7.1 Control Inputs to a Memory Chip

4 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-3 Memory Cycle Timing Waveforms

5 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-4 Static RAM Cell

6 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-5 RAM Bit Slice Model

7 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-6 16-Word by 1-Bit RAM Chip

8 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-7 Diagram of a 16 × 1 RAM Using a 4 × 4 RAM Cell Array

9 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-8 Block Diagram of an 8 × 2 RAM Using a 4 × 4 RAM Cell Array

10 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-9 Symbol for a 64K × 8 RAM Chip

11 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-10 Block Diagram of a 256K × 8 RAM

12 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-11 Block Diagram of a 64K × 16 RAM

13 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-12 Dynamic RAM cell, hydraulic analogy of cell operation, and cell model

14 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-13 DRAM Bit-Slice Model

15 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-14 Block Diagram of a DRAM Including Refresh Logic

16 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-15 Timing for DRAM Write and Read Operations

17 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. Table 7.2 DRAM Types continued on next slide

18 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. Table 7.2 DRAM Types

19 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-16 Block Diagram of a 16 MB SDRAM

20 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-17 Timing Diagram for an SDRAM

21 Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved. FIGURE 7-18 Timing of a 16 MB RDRAM

Download ppt "Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved."

Similar presentations

Overview Memory definitions Random Access Memory (RAM)

Overview Memory definitions Random Access Memory (RAM)
1. 2 3 4 5 6 Figure. 01 7 8 9 10 11 (a) 8 * 8 array (b) 16 * 8 array.

Figure (a) 8 * 8 array (b) 16 * 8 array.
Chapter 5 Internal Memory

Chapter 5 Internal Memory
Memory Section 7.2. Types of Memories Definitions – Write: store new information into memory – Read: transfer stored information out of memory Random-Access.

Memory Section 7.2. Types of Memories Definitions – Write: store new information into memory – Read: transfer stored information out of memory Random-Access.
C H A P T E R 15 Memory Circuits

C H A P T E R 15 Memory Circuits
EKT 221 : DIGITAL 2. Today’s Outline  Dynamic RAM (DRAM)  DRAM Cell – The Hydraulic Analogy  DRAM Block Diagram  Types of DRAM.

EKT 221 : DIGITAL 2. Today’s Outline  Dynamic RAM (DRAM)  DRAM Cell – The Hydraulic Analogy  DRAM Block Diagram  Types of DRAM.
Memory Basics. 8-1 Memory definitions Memory is a collection of cells capable of storing binary information. Two types of memory: –Random-Access Memory.

Memory Basics. 8-1 Memory definitions Memory is a collection of cells capable of storing binary information. Two types of memory: –Random-Access Memory.
Slide 5.1 Jacques, Mathematics for Economics and Business, fifth edition © Pearson Education Limited 2006 Figure 5.1.

Slide 5.1 Jacques, Mathematics for Economics and Business, fifth edition © Pearson Education Limited 2006 Figure 5.1.
Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.

Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.
Overview Memory definitions Random Access Memory (RAM)

Overview Memory definitions Random Access Memory (RAM)
Copyright © 2004 Pearson Education, Inc.. Chapter 2 Database System Concepts and Architecture.

Copyright © 2004 Pearson Education, Inc.. Chapter 2 Database System Concepts and Architecture.
Copyright © 2008 Pearson Education, Inc. Chapter 13 The Trigonometric Functions Copyright © 2008 Pearson Education, Inc.

Copyright © 2008 Pearson Education, Inc. Chapter 13 The Trigonometric Functions Copyright © 2008 Pearson Education, Inc.
Memory RAM Mano and Kime Sections 6-2, 6-3, 6-4. RAM - Random-Access Memory Byte - 8 bits Word - Usually in multiples of 8 K Address lines can reference.

Memory RAM Mano and Kime Sections 6-2, 6-3, 6-4. RAM - Random-Access Memory Byte - 8 bits Word - Usually in multiples of 8 K Address lines can reference.
8-5 DRAM ICs High storage capacity Low cost Dominate high-capacity memory application Need “refresh” (main difference between DRAM and SRAM) -- dynamic.

8-5 DRAM ICs High storage capacity Low cost Dominate high-capacity memory application Need “refresh” (main difference between DRAM and SRAM) -- dynamic.
Engineering Mechanics: Statics, Thirteenth Edition R. C. Hibbeler Copyright ©2013 by Pearson Education, Inc. All rights reserved. EXAMPLE 9.1.

Engineering Mechanics: Statics, Thirteenth Edition R. C. Hibbeler Copyright ©2013 by Pearson Education, Inc. All rights reserved. EXAMPLE 9.1.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 8 – Memory Basics Logic and Computer Design.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 8 – Memory Basics Logic and Computer Design.
Memory Basics Chapter 8.

Memory Basics Chapter 8.
Engineering Mechanics: Statics, Thirteenth Edition R. C. Hibbeler Copyright ©2013 by Pearson Education, Inc. All rights reserved. EXAMPLE 3.1.

Engineering Mechanics: Statics, Thirteenth Edition R. C. Hibbeler Copyright ©2013 by Pearson Education, Inc. All rights reserved. EXAMPLE 3.1.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 9 – Part 1.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 9 – Part 1.
COMPUTER SCIENCE Data Representation and Machine Concepts Section 1.2 Instructor: Lin Chen August 2013.

COMPUTER SCIENCE Data Representation and Machine Concepts Section 1.2 Instructor: Lin Chen August 2013.

Similar presentations

Ads by Google