Presentation is loading. Please wait.

Presentation is loading. Please wait.

GTP Update 3 March 2010 1Cuevas. CPUPP17PP15PP13PP11PP09PP07PP05PP03PP01SWASWBPP02PP04PP06PP08PP10PP12PP14PP16PP18 64x***SSP GTPA GTPB SSP TI DP1LVPECL.

Published byBrandon Horton Modified over 8 years ago

Similar presentations

Presentation on theme: "GTP Update 3 March 2010 1Cuevas. CPUPP17PP15PP13PP11PP09PP07PP05PP03PP01SWASWBPP02PP04PP06PP08PP10PP12PP14PP16PP18 64x***SSP GTPA GTPB SSP TI DP1LVPECL."— Presentation transcript:

1 GTP Update 3 March 2010 1Cuevas

2 CPUPP17PP15PP13PP11PP09PP07PP05PP03PP01SWASWBPP02PP04PP06PP08PP10PP12PP14PP16PP18 64x***SSP GTPA GTPB SSP TI DP1LVPECL Trig1 In DP2LVPECL Sync In DP3LVPECL CLOCK In DP4LVPECL Trig2 In DP5SSP_ALANE_Tx0 DP6SSP_ALANE_Tx1 DP7SSP_ALANE_Tx2 DP8SSP_ALANE_Tx3 SE1BUSY SE2LINKUP DP23LVPECL Trig1 In DP24LVPECL Sync In DP25LVPECL CLOCK In DP26LVPECL Trig2 In DP27SSP_BLANE_Tx0 DP28SSP_BLANE_Tx1 DP29SSP_BLANE_Tx2 DP30SSP_BLANE_Tx3 SE7BUSY SE8LINKUP DP1CLOCK_A DP2CLOCK_B DP3Not Used DP4SYNC DP5TRIG1 DP6TRIG2 DP7CTP/GTP_LINK DP8BUSY SE1SCL_SWA SE2SDA_SWA DP23CLOCK_A DP24CLOCK_B DP25Token_Out DP26SYNC DP27TRIG1 DP28TRIG2 DP29SD/GTP_LINK DP30BUSY SE7SCL_SWB SE8SDA_SWB GTP (A) GTP (B) DP1LVPECL Trig1 In DP2LVPECL Sync In DP3LVPECL CLOCK In DP4LVPECL Trig2 In DP5SSP_ALANE_Tx0 DP6SSP_ALANE_Tx1 DP7SSP_ALANE_Tx2 DP8SSP_ALANE_Tx3 SE1BUSY SE2LINKUP DP23LVPECL Trig1 In DP24LVPECL Sync In DP25LVPECL CLOCK In DP26LVPECL Trig2 In DP27SSP_BLANE_Tx0 DP28SSP_BLANE_Tx1 DP29SSP_BLANE_Tx2 DP30SSP_BLANE_Tx3 SE7BUSY SE8LINKUP TI PP18 PP-01 PP-08 4 Pair ‘Simplex’ PP17 (CPU) 1 ‘Lane’ *** If CPU is a VXS payload, it will occupy PP17 Plan to implement 1 lane to both GTPA and GTPB PP01 - PP08 Sub-System Processor Pair Mapping ( Eight SSP shown in crate map table below) ( 64 Front-End Crates ) 21 Slot VXS Crate Map Payload Ports 4 Pair ‘Simplex’ 4 Pair ‘Simplex’ 4 Pair ‘Simplex’ 1 ‘Lane’ Global Trigger Crate Logical Pair Map 2

3 Original Specification April 2008 in preparation for CD3 Review Ben Raydo  6 FPGA  Significant routing between chips  Virtex 5 Experience with CTP  Expensive (But only two per Hall)  Preliminary firmware tested and meets timing latency requirements 3Cuevas

4 64xPP17PP15PP13PP11PP09PP07PP05PP03PP01SWASWBPP02PP04PP06PP08PP10PP12PP14PP16PP18 CPU SSP GTPA GTPB SSP TI DP5SSP_ALANE_Tx0 DP6SSP_ALANE_Tx1 DP7SSP_ALANE_Tx2 DP8SSP_ALANE_Tx3 SE2LINKUP SE1SCL_SWA SE2SDA_SWA DP1CLOCK_A DP2CLOCK_B DP3Not Used DP4SYNC DP5TRIG1 DP6TRIG2 DP7CTP/GTP_LINK DP8BUSY GLOBAL TRIGGER PROCESSOR TI PP18 SSP-1 PP17 (CPU) 1 ‘Lane’ Ethernet CPU is a GE_FANUC with VXS connection (PP-17) To each GTP (Switch Slot) Linux OS PP1 - PP16 Sub-System Processor Pair Mapping ( Eight SSP shown in crate map table below) ( 64 Front-End Crates ) 21 Slot VXS Crate Map 2.5Gbps X 4 ‘Simplex’ SSP-8 DP1LVPECL Trig1 In DP2LVPECL Sync In DP3LVPECL CLOCK In DP4LVPECL Trig2 In SE1BUSY Tx Rx DP5SSP_ALANE_Tx0 DP6SSP_ALANE_Tx1 DP7SSP_ALANE_Tx2 DP8SSP_ALANE_Tx3 SE2LINKUP SSP-8 DP1LVPECL Trig1 In DP2LVPECL Sync In DP3LVPECL CLOCK In DP4LVPECL Trig2 In SE1BUSY SSP-1 XC5VTX150T-1156 FPGA Fabric Contains Forty (40) Gigabit Transceivers 8 Trigger Bits To TS 2.5Gbps X 4 ‘Simplex’ Front Panel I/O 4 In/4 Out ** Front Panel JTAG Power Section +5V DC Configuration EEPROM Return I^2C 250MHz SYNC TRIG1 TRIG2 Global Trigger Logic Equations All Logic consolidated In 1 Device 250MHz SYNC TRIG1 TRIG2 Signal Distribution Section 4

5  Very quick component layout using 1 FPGA idea  Routing will be dense for the Gigabit links from Each SSP ( 4 links X 8 SSP )  GTP must manage the SD functions, but this should be feasible. Power and cost are reduced from original proposal Need to re-synthesize Ben’s code in new part START Schematic! 5Cuevas

Download ppt "GTP Update 3 March 2010 1Cuevas. CPUPP17PP15PP13PP11PP09PP07PP05PP03PP01SWASWBPP02PP04PP06PP08PP10PP12PP14PP16PP18 64x***SSP GTPA GTPB SSP TI DP1LVPECL."

Similar presentations

A 250 MHz Level 1 Trigger and Distribution System for the GlueX Experiment David Abbott, C. Cuevas, E. Jastrzembski, F. Barbosa, B. Raydo, H. Dong, J.

A 250 MHz Level 1 Trigger and Distribution System for the GlueX Experiment David Abbott, C. Cuevas, E. Jastrzembski, F. Barbosa, B. Raydo, H. Dong, J.
GlueX Collaboration Meeting June 3-5, 2013 12GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 

GlueX Collaboration Meeting June 3-5, GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 
Level-1 Trigger Commissioning H.Dong, A.Somov Jefferson Lab Trigger Workshop, Jul 8, 2010.

Level-1 Trigger Commissioning H.Dong, A.Somov Jefferson Lab Trigger Workshop, Jul 8, 2010.
GlueX Collaboration Meeting October 2-4, 2014 Trigger System Update R. Chris Cuevas Trigger Hardware/Firmware Status  Hardware Status  Performance Test.

GlueX Collaboration Meeting October 2-4, 2014 Trigger System Update R. Chris Cuevas Trigger Hardware/Firmware Status  Hardware Status  Performance Test.
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,

Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.

CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
GlueX Collaboration Meeting May 12-14, 2014 12GeV Trigger Electronics R. Chris Cuevas Trigger Hardware/Firmware Status  Global Trigger  Installation.

GlueX Collaboration Meeting May 12-14, GeV Trigger Electronics R. Chris Cuevas Trigger Hardware/Firmware Status  Global Trigger  Installation.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.

Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
EIC Workshop 21 May 2008 Experience with high trigger R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division Topics Cebaf’s Large.

EIC Workshop 21 May 2008 Experience with high trigger R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division Topics Cebaf’s Large.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
1.Status update from May 2011  FADC250 and Trigger modules  Two crate testing success 2.Schedule  How about those requirements?  What’s happened since.

1.Status update from May 2011  FADC250 and Trigger modules  Two crate testing success 2.Schedule  How about those requirements?  What’s happened since.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.

Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
 Brief status update of DAQ/Trigger production hardware  Firmware development for HPS application  CLAS12 CTP ‘upgrade’ notes  Summary Status of the.

 Brief status update of DAQ/Trigger production hardware  Firmware development for HPS application  CLAS12 CTP ‘upgrade’ notes  Summary Status of the.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Remote Firmware Down Load. Xilinx V4LX25 Altera Stratix Control Altera Stratix Control Xilinx V4FX20 EPROM XCF08 EPROM XCF08 EPROM EPC16 EPROM EPC16 EPROM.

Remote Firmware Down Load. Xilinx V4LX25 Altera Stratix Control Altera Stratix Control Xilinx V4FX20 EPROM XCF08 EPROM XCF08 EPROM EPC16 EPROM EPC16 EPROM.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.

Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.

Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.
GlueX Collaboration Meeting February 20 - 22, 2014 12GeV Trigger Electronics R. Chris Cuevas Hardware Status ( A top down view,, )  Global Trigger Processing.

GlueX Collaboration Meeting February , GeV Trigger Electronics R. Chris Cuevas Hardware Status ( A top down view,, )  Global Trigger Processing.
Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.

Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.

Similar presentations

Ads by Google