Presentation is loading. Please wait.

Presentation is loading. Please wait.

DEPARTMENT OF RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs FPGA’2015 Feb 22-24 Travis Haroldsen Brent Nelson Brad Hutchings.

Published byShonda Jackson Modified over 9 years ago

Similar presentations

Presentation on theme: "DEPARTMENT OF RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs FPGA’2015 Feb 22-24 Travis Haroldsen Brent Nelson Brad Hutchings."— Presentation transcript:

1 DEPARTMENT OF RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs FPGA’2015 Feb 22-24 Travis Haroldsen Brent Nelson Brad Hutchings

2 RapidSmith 1 Framework for modifying Xilinx XDL designs Contain components and routing of Xilinx chips Supports large number of research topics including  Rapid design prototyping flows  Reliability and fault-tolerant techniques  PR frameworks  Post-PAR debug  FPGA security 2

3 F:frame_buf/VGA/r_regVS _rt:#LUT:D=A1 BXINV::#OFF CYINIT:CIN FXMUX::FXOR _BEL_PROP::G::PK_PACKTHRU GNDF:ProtoComp1.GNDF.1 FFY_SR_ATTR:#OFF YUSED:#OFF CYSELG::G COUTUSED::0 ? RapidSmith 1 Limitations 3 RapidSmith uses string attributes to describe slice-level functionality Little information about the types of BELs in a site Hinders BEL-level manipulations

4 RapidSmith 2 Improvements Adds BEL types, properties, and interconnectivity New BEL-level netlist Tools to convert between XDL and BEL-level netlist Allows modifying the packing of a design Provides functionality for packing, placing, and routing a synthesized netlist onto Xilinx FPGAs 4

Download ppt "DEPARTMENT OF RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs FPGA’2015 Feb 22-24 Travis Haroldsen Brent Nelson Brad Hutchings."

Similar presentations

What are FPGA Power Management HDL Coding Techniques Xilinx Training.

What are FPGA Power Management HDL Coding Techniques Xilinx Training.
FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
QUIZ What does ICAP stand for ? What is its main use ? Why is Partition Pin preferred over Bus Macro? 1.

QUIZ What does ICAP stand for ? What is its main use ? Why is Partition Pin preferred over Bus Macro? 1.
Power Visualization, Analysis, and Optimization Tools for FPGAs Matthew French, Li Wang and Michael Wirthlin USC, Information Sciences Institute, BYU.

Power Visualization, Analysis, and Optimization Tools for FPGAs Matthew French, Li Wang and Michael Wirthlin USC, Information Sciences Institute, BYU.
RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs Christopher Lavin, Marc Padilla, Jaren Lamprecht, Philip Lundrigan Brent Nelson and Brad Hutchings.

RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs Christopher Lavin, Marc Padilla, Jaren Lamprecht, Philip Lundrigan Brent Nelson and Brad Hutchings.
FPGA Design Using the LEON3 Fault Tolerant Processor Core

FPGA Design Using the LEON3 Fault Tolerant Processor Core
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.

Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
Architecture Design Methodology. 2 The effects of architecture design on metrics:  Area (cost)  Performance  Power Target market:  A set of application.

Architecture Design Methodology. 2 The effects of architecture design on metrics:  Area (cost)  Performance  Power Target market:  A set of application.
Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.

Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.
Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.

Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.
XILINX ISE 9.1/9.2. To Get Familiar with the Environment How to start an FPGA project How to target your design to particular type of FPGA How to describe.

XILINX ISE 9.1/9.2. To Get Familiar with the Environment How to start an FPGA project How to target your design to particular type of FPGA How to describe.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
Configurable System-on-Chip: Xilinx EDK

Configurable System-on-Chip: Xilinx EDK
Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.
Evolution of implementation technologies

Evolution of implementation technologies
Logic Synthesis for Programmable Devices Onur Bay & Debatosh Debnath

Logic Synthesis for Programmable Devices Onur Bay & Debatosh Debnath
131.123.247.253 -> 131.123.246.52 -> 131.123.11.254 131.123.8.1 131.123.11.254 131.123.247.253 131.123.246.52.

> >
1 System Prototyping and Hardware Software Design Trong-Yen Lee

1 System Prototyping and Hardware Software Design Trong-Yen Lee
 Y. Hu, V. Shih, R. Majumdar and L. He, “Exploiting Symmetries to Speedup SAT-based Boolean Matching for Logic Synthesis of FPGAs”, TCAD 2008.  Y. Hu,

 Y. Hu, V. Shih, R. Majumdar and L. He, “Exploiting Symmetries to Speedup SAT-based Boolean Matching for Logic Synthesis of FPGAs”, TCAD  Y. Hu,

Similar presentations

Ads by Google